Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Gate stack structure suitable for semiconductor flash memory device and manufacturing method of gate stack structure

A flash memory device and gate stack technology, which is used in semiconductor/solid-state device manufacturing, semiconductor devices, electric solid-state devices, etc., can solve the problems of slow operation speed and high operating voltage, and achieve increased electric field strength, storage density, and high density. Effect

Inactive Publication Date: 2011-10-05
FUDAN UNIV
View PDF5 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the disadvantage of this structure memory is that its operating voltage is higher and the operating speed is slower

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Gate stack structure suitable for semiconductor flash memory device and manufacturing method of gate stack structure
  • Gate stack structure suitable for semiconductor flash memory device and manufacturing method of gate stack structure
  • Gate stack structure suitable for semiconductor flash memory device and manufacturing method of gate stack structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0044] see figure 1 As shown, the gate stack structure suitable for semiconductor flash memory devices in the present invention, in particular, includes a heterogeneous charge trapping layer based on metal nanocrystals and high dielectric constant films, and in the flash memory capacitor formed by this , set in order from bottom to top:

[0045] 1) A P-type monocrystalline silicon wafer with a crystal orientation of 100 is used as the substrate;

[0046] 2) Al by atomic layer deposition 2 o 3 Thin film, as a charge tunneling layer, with a thickness of 5 to 15 nanometers;

[0047] 3) The heterogeneous charge trapping layer, which further includes:

[0048] As the first charge-trapping layer, metal nanocrystals are composites of ruthenium and ruthenium oxide (denoted as ruthenium-based RuO x Nanocrystalline);

[0049] A high dielectric constant thin film deposited by atomic layer is used as the second charge trapping layer, with a thickness of 3 to 20 nanometers (the prefe...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a gate stack structure suitable for a semiconductor flash memory device and a manufacturing method of the gate stack structure. In the gate stack structure, a P-type monocrystalline silicon wafer with crystallographic orientation of 100 is used as a substrate; and an Al2O3 film used as a charge tunneling layer, ruthenium-based RuOx nano-crystals used as a first charge trapping layer, a high dielectric constant HfxAlyOz film used as a second charge trapping layer, an Al2O3 film used as a charge barrier layer and an upper electrode layer are arranged on the substrate from bottom to top sequentially. In the invention, the ruthenium-based RuOx nano-crystals have high thermal stability and are difficult to diffuse at high temperature; the high dielectric constant HfxAlyOz film has higher charge trap density; and an upper electrode is made of metal palladium and has a higher work function. Therefore, the gate stack structure disclosed by the invention has wide application prospect in a nano-crystal memory capacitor.

Description

technical field [0001] The invention belongs to the technical field of semiconductor integrated circuit manufacturing, and in particular relates to a capacitor structure and a preparation method of a flash memory, in particular to a gate stack in which a novel heterogeneous charge trapping layer is formed based on a metal nanocrystal and a high dielectric constant medium Structure and preparation method. Background technique [0002] With the continuous development of semiconductor process technology, the integration density of non-volatile flash memory is getting higher and higher, and the operating voltage is getting lower and lower, which drives the continuous reduction of device feature size. After the 65 nm technology node, the traditional polysilicon floating gate There are a series of problems in the structure, which greatly affect the performance of device storage, such as slow erasing and writing speed, high working voltage and so on. [0003] A new generation of n...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/51H01L27/115H01L29/788H01L21/28H01L21/8247
CPCC23C16/40H01L29/42332B82Y10/00H01L21/28273C23C16/45525H01L21/28079C23C16/00H01L29/4234H01L29/495H01L21/28282H01L29/40114H01L29/40117
Inventor 丁士进苟鸿雁张卫
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products