Mixed crystal face vertical channel Si-based BiCMOS integrated device and preparation method thereof

A technology of vertical channels and mixed crystal planes, applied in semiconductor/solid-state device manufacturing, electric solid-state devices, semiconductor devices, etc., can solve problems such as incompatibility with wide application and development, low mechanical strength, and complicated preparation process

Inactive Publication Date: 2012-11-28
XIDIAN UNIV
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the frequency characteristics of GaAs and InP-based compound devices are superior, their preparation process is more complicated than Si process, the cost is high, the preparation of large diameter single crystal is difficult, the mechanical strength is low, the heat dissipation performance is not good, it is difficult to be compatible with Si process, and there is a lack of SiO 2 Such passivation layer and other factors limit its wide application and development.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Mixed crystal face vertical channel Si-based BiCMOS integrated device and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0135] Example 1: The preparation of a mixed crystal plane vertical channel Si-based BiCMOS integrated device and circuit with a channel length of 22nm, the specific steps are as follows:

[0136] Step 1, SOI substrate material preparation.

[0137] (1a) Select the P-type doping concentration as 1×10 15 cm -3 The Si sheet with a crystal plane of (100) is oxidized on the surface, and the thickness of the oxide layer is 0.5 μm, which is used as the base material of the upper layer, and hydrogen is injected into the base material;

[0138] (1b) Select the N-type doping concentration as 1×10 15 cm -3 The Si sheet with a crystal plane of (110) is oxidized on the surface, and the thickness of the oxide layer is 0.5 μm, which is used as the base material of the lower layer;

[0139] (1c) Using a chemical mechanical polishing (CMP) process to polish the surface of the lower layer and the upper layer of substrate material after hydrogen injection;

[0140] (1d) SiO on the surface ...

Embodiment 2

[0211] Example 2: The preparation of a mixed crystal plane vertical channel Si-based BiCMOS integrated device and circuit with a channel length of 30nm, the specific steps are as follows:

[0212] Step 1, SOI substrate material preparation.

[0213] (1a) Select the P-type doping concentration as 3×10 15 cm -3 The Si sheet with a crystal plane of (100) is oxidized on its surface, and the thickness of the oxide layer is 0.75 μm, which is used as the base material of the upper layer, and hydrogen is injected into the base material;

[0214] (1b) Select the N-type doping concentration as 3×10 15 cm -3 The Si sheet with a crystal plane of (110) is oxidized on the surface, and the thickness of the oxide layer is 0.75 μm, which is used as the base material of the lower layer;

[0215] (1c) Using a chemical mechanical polishing (CMP) process to polish the surface of the substrate material of the lower layer and the upper layer of the active layer after injecting hydrogen, respecti...

Embodiment 3

[0287] Example 3: The preparation of a mixed crystal plane vertical channel Si-based BiCMOS integrated device and circuit with a channel length of 45nm, the specific steps are as follows:

[0288] Step 1, SOI substrate material preparation.

[0289] (1a) Select the P-type doping concentration as 5×10 15 cm -3 Si wafers with a crystal plane of (100) are oxidized on the surface, and the thickness of the oxide layer is 1 μm, which is used as the base material of the upper layer, and hydrogen is injected into the base material;

[0290] (1b) Select the N-type doping concentration as 5×10 15 cm -3 The Si sheet, the crystal plane is (110), the surface is oxidized, and the thickness of the oxide layer is 1 μm, which is used as the base material of the lower layer;

[0291] (1c) Using a chemical mechanical polishing (CMP) process to polish the lower layer and the surface of the upper substrate material after hydrogen injection;

[0292] (1d) SiO on the surface of the lower and up...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a mixed crystal face vertical channel Si-based BiCMOS integrated device and a preparation method thereof. The preparation method comprises the following steps of: growing N-type Si epitaxy on an SOI (Silicon On Insulator) substrate to form a collector region, sequentially performing wet etching to obtain base region windows, selectively growing a SiGe base region, and preparing a Poly-Si emitter region, a Poly-Si emitting electrode and a collector electrode to form a SiGe HBT device; respectively photoetching active region grooves of NMOS and PMOS devices, selectively growing corresponding active layers in the active region grooves of the NMOS and PMOS devices along different crystal faces, and preparing a drain electrode and a grid electrode in the active region of the PMOS device to form the PMOS device; preparing a grid dielectric layer and grid polycrystalline in the active region of the NMOS device to form the NMOS device; and photoetching a lead wire to form the mixed crystal face vertical channel Si-based BiCMOS integrated device and a circuit. The three electrodes of the SiGe HBT device in the mixed crystal face vertical channel Si-based BiCMOS device all adopt polysilicon, and the CMOS device fully utilizes the characteristic of anisotropic mobility of a strain Si material in the manufacturing process for preparing the BiCMOS integrated circuit with enhanced performance.

Description

technical field [0001] The invention belongs to the technical field of semiconductor integrated circuits, and in particular relates to a mixed crystal plane vertical channel Si-based BiCMOS integrated device and a preparation method. Background technique [0002] The integrated circuit, which appeared in 1958, is one of the most influential inventions of the 20th century. Microelectronics based on this invention has become the basis of existing modern technology, accelerating the process of knowledge and informationization of human society, and at the same time changing the way of thinking of human beings; it not only provides human beings with powerful It is not only a tool for transforming nature, but also opens up a broad space for development. [0003] Semiconductor integrated circuits have become the basis of the electronics industry. People's huge demand for the electronics industry has prompted the rapid development of this field. In the past few decades, the rapid d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/12H01L29/423H01L21/28H01L21/84H01L21/8249
Inventor 胡辉勇宣荣喜张鹤鸣宋建军吕懿舒斌王海栋郝跃
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products