Lateral direction SOI power semiconductor device

A technology of power semiconductors and semiconductors, which is applied to semiconductor devices, electrical components, circuits, etc., can solve problems such as high cost, difficult manufacturing process, and substrate auxiliary depletion, so as to reduce on-resistance, manufacturing process difficulty and cost Low, improve the effect of breakdown voltage

Inactive Publication Date: 2013-12-11
UNIV OF ELECTRONIC SCI & TECH OF CHINA
View PDF6 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] In order to solve the technical problems of the existing lateral super-junction SOI power semiconductor devices, such as difficult man

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Lateral direction SOI power semiconductor device
  • Lateral direction SOI power semiconductor device
  • Lateral direction SOI power semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0030] The present invention will be described in detail below in conjunction with the drawings.

[0031] Conventional super junction SOI LDMOS structure, such as figure 1 As shown, 10 is a P-type semiconductor substrate layer. 9 is a silicon dioxide insulating dielectric layer located above the substrate layer 10. The upper end of the silicon dioxide insulating dielectric layer 9 is a P-type body region 4, and the surface of the body region 4 is a P-type body contact region 3 and an N-type source region 2 in sequence. The source electrode S is drawn from the surface of the body contact region 3 and the source region 2. Above the body region 4 is a gate dielectric 6, preferably, the gate dielectric 6 is silicon dioxide, and above the gate dielectric 6 is a conductive material 5. Preferably, the conductive material 5 is formed of polysilicon, and the gate electrode G is drawn from the conductive material 5.

[0032] 7 is an N-type drift region, with a P-type semiconductor region 8...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a lateral direction SOI power semiconductor device, and belongs to the technical field of power semiconductor devices. The cellular structure of the lateral direction SOI power semiconductor device comprises a substrate, an insulating dielectric layer and a device active layer arranged on the insulating medium layer, wherein the device active layer comprises a source region, a drain region, grids and a drift region. The drift region between the source region and the drain region is a sandwich structure formed by sandwiching a second semiconductor doping region between two first semiconductor doping regions parallel to the lateral direction of the device, the conduction type of the first semiconductor doping regions is different from that of a first conduction type semiconductor region in a source region structure, and the outer side faces of the two first semiconductor doping areas are respectively provided with a high k dielectric layer. The lateral direction SOI power semiconductor device can remit the substrate-assisted depletion effect existing in lateral direction super junction SOI power semiconductor devices, is free of the problem that charge balance of a super junction structure needs to be taken into consideration in the super junction power semiconductor devices, has higher reverse voltage resistant performance and lower forward on-resistance, and is relatively low in difficulty and cost of the manufacturing technology.

Description

technical field [0001] The invention belongs to the technical field of power semiconductor devices and relates to SOI power semiconductor devices. Background technique [0002] The active layer of the SOI (silicon-on-insulator) circuit is separated from the substrate, and the high-voltage unit and the low-voltage unit are completely separated by an insulating layer. Compared with bulk silicon technology, SOI technology has the advantages of high speed, low power consumption, high integration and easy isolation, etc., and weakens the latch-up effect and has strong anti-radiation ability, which makes the reliability and anti-software of SOI integrated circuits The failure capability is greatly improved. [0003] Power MOSFET (metal oxide semiconductor Field-Effect Transistor) is a multi-subconduction device with high input impedance, easy to drive, fast speed, high frequency, positive temperature coefficient of on-resistance, wide safe operating area and parallel use, etc. a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/78H01L29/06H01L29/10H01L29/423
Inventor 罗小蓉王骁玮范叶范远航尹超魏杰蔡金勇周坤张彦辉张波李肇基
Owner UNIV OF ELECTRONIC SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products