Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A charge-trapping memory element and its manufacturing process

A storage element and charge trapping technology, applied in electrical components, electric solid-state devices, circuits, etc., can solve the problems of difficult to meet memory performance requirements, low storage density, high power consumption, etc., achieve good stability and retention characteristics, low power consumption, the effect of simple structure

Active Publication Date: 2019-11-08
HEBEI UNIVERSITY
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Applications. ACS Appl. Mater. Interfaces 2011, 3, 4619−4625.), Oruc uses HfO 2 The memory window prepared as a trapping layer is 1.6 V at an operating voltage of ±5 V (Oruc, F.B.; Cimen, F.; Rizk, A.; Ghaffari, M.; Nayfeh, A.; Okyay, A. K. Thin -Film ZnOCharge-Trapping Memory Cell Grown in a Single ALD Step. IEEE Electron DeviceLett. 2012, 33, 1714−1716.), all of which have the problems of high power consumption and low storage density
[0005] Due to the arrival of the 32nm process node, these existing charge-trapping memories are difficult to meet people's future performance requirements for lower power consumption and higher storage density memories

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A charge-trapping memory element and its manufacturing process
  • A charge-trapping memory element and its manufacturing process
  • A charge-trapping memory element and its manufacturing process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0035] (1) Selection and treatment of substrate material: P-type Si (100) was selected as the substrate, and it was cleaned in acetone, alcohol, and deionized water by ultrasonic waves for 10 minutes respectively, and set aside.

[0036](2) if Figure 6 As shown, in the magnetron sputtering film forming system, the sputtering material target 4 (Ga 2 o 3 The target material) is fixed on the target stage 5 of the magnetron sputtering film-making system, and the substrate material 1 (that is, the P-type Si (100) substrate cleaned and prepared in step (1)) is fixed on the substrate stage 2, Then all are placed in the growth chamber 6.

[0037] (3) Use a vacuum pump to evacuate the growth chamber 6 to 2.0×10 through the interface valve 7 of the mechanical pump and the molecular pump. -4 Pa; then pass the mixed gas of 25 sccm of argon and 25 sccm of oxygen from the charging valve 8 through the external gas circuit system; then start the radio frequency transmitter 9, adjust the i...

Embodiment 2-4

[0048] The annealing temperature was changed (see Table 1 for details), and other conditions were the same as in Example 1.

[0049] The element voltage-capacitance relationship characteristic prepared by embodiment 2-4 is detected, and the results are as follows: image 3 In A, C, and D, the statistical results of the size of the storage window are shown in Table 1.

[0050] In addition, the TEM scanning method was used to detect the generated SiO 2 The thickness of the tunneling layer, the results are shown in Table 1.

[0051] Table 1:

[0052]

[0053] Depend on image 3 , Figure 4 It can be seen from the statistical results in Table 1 that the storage element of the present invention is ideal as a whole in the annealing temperature range of 540-720°C, but as the annealing temperature increases, the SiO 2 The thickness of the tunneling layer also increases gradually. When the annealing temperature is 600°C, the thickness of the tunneling layer of the storage eleme...

Embodiment 5-12

[0055] Change Ga 2 o 3 Layer thickness and annealing temperature (see Table 2 for details), and other conditions are the same as in Example 1.

[0056] Table 2:

[0057]

[0058] It can be seen from the statistical results in Table 2 that Ga 2 o 3 The storage element made by layer thickness in the range of 35-65nm is generally ideal, but the Ga 2 o 3 When the layer thickness is about 50nm, the storage window of the storage element is the largest, and the storage performance is the best.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a charge-trapping storage element and its preparation process. The charge-trapping storage element has a structure of Si substrate / SiO 2 Tunneling layer / Ga 2 o 3 layer / Au electrode; wherein, the SiO 2 The tunneling layer is obtained by depositing Ga on the Si substrate 2 o 3 layer after oxygen annealing. The preparation process steps include: (1) Deposit Ga on the Si substrate by magnetron sputtering 2 o 3 layer, forming a Si substrate / Ga 2 o 3 Layer composite structure; (2) Si substrate / Ga 2 o 3 The multi-layer composite structure is heated from room temperature to an annealing temperature of 540-720°C at a uniform rate in an oxygen atmosphere, and then kept at a temperature of 3-7 minutes, and then begins to cool down to room temperature at a constant rate, thereby forming a Si substrate / SiO 2 Tunneling layer / Ga 2 o 3 layer composite structure; (3) on Si substrate / SiO 2 Tunneling layer / Ga 2 o 3 Ga 2 o 3 The Au electrode is grown on the surface of the layer, and the structure is Si substrate / SiO 2 Tunneling layer / Ga 2 o 3 layer / Au electrode charge trapping memory element.

Description

technical field [0001] The invention relates to a non-volatile memory, in particular to a charge-trapping memory element and its preparation process. Background technique [0002] At present, due to the popularity of portable mobile electronic devices and cloud service systems, people have higher and higher performance requirements for non-volatile memory. Therefore, the development of low-power non-volatile memory has become an important factor in promoting sustainable development and building an environmentally friendly society. inevitable requirement. Low-power non-volatile memory devices not only suppress power dissipation but also enable external circuits to have smaller areas and stronger reliability. [0003] Charge trapping memory (CTM) can fix the injected charge and prevent the leakage of stored charge to a certain extent. At the same time, it has simple process, good compatibility with CMOS process, and higher erase / write speed And higher stability and other adv...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11563
CPCH10B43/00
Inventor 闫小兵李岩李玉成
Owner HEBEI UNIVERSITY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com