Fabrication of a high density long channel dram gate with or without a grooved gate

Abstract

The present invention lengthens gate conductors used in memory chips to limit leakage current, while still allowing the overall size of cells to remain the same. The channel length for each gate is increased by decreasing the size of spaces between gates. Decreases in space size occurs by using photolithographic image enhancement techniques. These techniques allow the space between gate conductors to be smaller while the gate size increases. In addition, a groove may be added that additionally lengthens the effective channel length and provides an additional electrical shield to limit leakage current. These techniques lead to the same density memory cells for a given process with less leakage. Finally, if grooved gate structures are used, having a longer gate conductor allows a three sigma process to be used, which increases yields.

Description

[0001] This application is related to an earlier filed application by Furukawa et al., entitled "DRAM Cell with Grooved Transfer Device", Ser. No. ______, filed ______, and is incorporated herein by reference.[0002] 1. Technical Field[0003] The present invention relates generally to the field of semiconductor manufacturing and, more specifically, to forming long-channel gates, with or without grooves, in high-density Dynamic Random Access Memories (DRAM).[0004] 2. Background Art[0005] The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.[0006] The push for ever increasing device densities is particularly strong in Dynamic Random Access Memory (DRAM) technologies, as more computers and peripherals come with higher amo...

AI Technical Summary

Benefits of technology

[0013] Accordingly, the present invention lengthens gate conductors used in memory devices to limit leakage current, while still allowing the overall size of cells to remain the same. The channel length for each gate is increased by decreasing the size of spaces between gates. Decreases in space size occurs by using photolithographic image enhancement techniques. These techniques allow the space between gate conductors to be smaller while the gate size increases. In addition, a groove may be added that additionally lengthens the effective channel length and provides an additional electrical shield to limit leakage current. These techniques lead to the same density memory cells for a given process with less leakage. Finally, if grooved gate structures are used, having a longer gate conductor allows a three sigma process to be used, which increases yields.

Problems solved by technology

Problems can arise with decreasing DRAM cell size, however.

One important and potentially very serious problem is the associated decrease in capacitance that generally follows a decrease in cell size.

But it takes some time for the refresh circuitry to access and refresh each cell in the array, particularly when more cells are placed into an array.

Each cell must maintain its charge until refreshed, and this time period could be quite long, particularly with DRAMs' increasing cell numbers and density.

In addition to lower capacitance, as cell sizes decrease, sub-threshold leakage tends to increase.

Many of the causes of leakage actually decrease as cells and gate sizes decrease, but one important cause of leakage increases.

Drain induced barrier lowering becomes the predominant cause of leakage as cell and gate size decrease.

This current leakage reduces the time that the capacitor will store a charge and can cause potential errors if charge from the capacitor is transferred to the bit line or vice versa.

Unfortunately, with increasing density of cells on a chip, the refresh circuitry will take longer to refresh each cell.

This causes each gate length, and the corresponding channel length under the gate, to also become small, which leads to increased sub-threshold leakage from DRAM capacitors.

Therefore, without a way to increase the length of the gates without increasing the size of cells, increasing density of cells in DRAMs will cause greater leakage current or errors and more complex and costly refresh circuitry to counteract the increased leakage.

Images