Semiconductor structure and manufacturing method thereof
A manufacturing method and semiconductor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, transistors, etc., can solve the problems of SRAM device electrical performance to be improved, and achieve the effect of avoiding adverse effects, reducing the degree of diffusion, and optimizing electrical performance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0036] It can be seen from the background art that the electrical performance of the SRAM device formed in the prior art needs to be improved. Combined with the manufacturing method of SRAM devices, the reasons are analyzed:
[0037] refer to Figure 1 to Figure 4 , shows a schematic structural diagram corresponding to each step in a manufacturing method of a semiconductor structure.
[0038] refer to figure 1, providing a base (not marked), the base includes a substrate 100 and a fin (not marked) protruding from the substrate 100 , the substrate 100 includes an NMOS region I and a PMOS region II. The NMOS region I is used to form a pull-down (PD, Pull Down) transistor, and the PMOS region II is used to form a pull-up (PU, Pull Up) transistor.
[0039] Specifically, the fin located in the NMOS region I is the first fin 110 , and the fin located in the PMOS region II is the second fin 120 .
[0040] refer to figure 2 , forming a P-type work function film 130 covering the ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com