Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Single-transistor active pixel sensor based on silicon-on-insulator layer and its preparation method

A technology of pixel sensor and silicon on insulating layer, which is applied in the field of new single-transistor active pixel sensor and its preparation, can solve the problems of increasing the complexity of the sensing unit, reducing the sensitivity of the sensor, and losing the sensing area, etc., and achieves the purpose of increasing the effective sensing Sensitive area, reduced complexity, and high sensitivity effects

Active Publication Date: 2020-09-01
FUDAN UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, a large number of extra transistors must be used in the active CMOS pixel sensor, which increases the complexity of the sensing unit, and loses the effective sensing area and reduces the sensitivity of the sensor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Single-transistor active pixel sensor based on silicon-on-insulator layer and its preparation method
  • Single-transistor active pixel sensor based on silicon-on-insulator layer and its preparation method
  • Single-transistor active pixel sensor based on silicon-on-insulator layer and its preparation method

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0050] Such as Figure 2a-Figure 2f In conjunction with shown, the invention provides a kind of preparation method of semiconductor photoelectric sensor, concrete steps are as follows:

[0051] S1. Prepare the initial silicon-on-insulator layer, the silicon-on-insulator layer includes a substrate 1, a buried oxide layer 2, and a channel layer 3;

[0052] S2, photolithography, etching, and polishing after depositing an oxide layer to form isolation 4 (shallow trench isolation area);

[0053] S3, deposit positive gate oxide layer 5 and positive gate material, perform photolithography and etch to form the pattern of positive gate 6;

[0054] S4, after forming gate spacer and source and drain epitaxy, photolithography and implanting N-type doped ions to form heavily doped source region 7 and heavily doped drain region 8 (for example, N-type doping) ;

[0055] S5, photolithography and implanting P-type doped ions to form a back gate heavily doped region, and high-temperature ann...

Embodiment 1

[0059] In the step S1, in the initial silicon-on-insulator wafer, the doping of the substrate 1 is generally weakly p-type doped silicon with a doping concentration of 10 15 cm -2 to 10 17 cm -2 between. Depending on the sensing optical wavelength, the substrate 1 can also be made of silicon germanium, gallium nitride, or indium gallium arsenic; the buried oxide layer 2 is generally silicon dioxide, with a thickness between 10nm and 1000nm; the upper channel Layer 3 is generally made of materials such as silicon, silicon germanium, gallium nitride or indium gallium arsenic, with a thickness between 2nm and 100nm.

[0060] The step S2 specifically includes: after photolithography and opening the window of the isolation trench, etching using the photoresist as a mask to form the pattern of the isolation trench.

[0061] Wherein, etching may be performed by dry etching or wet etching. The dry etching generally uses fluorine-based or halogen gas, such as SF 6 、CHF 3 , HBr o...

Embodiment 2

[0068] The second embodiment is similar to the first embodiment, except that the channel of the first embodiment is based on a P-type MOSFET instead of an N-type. The source region 7, the drain region 8 and the back gate contact region 9 are all heavily P-type doped. Therefore, the process flow of this embodiment is similar to the first embodiment, only step S4 and step S5 need to be changed to simultaneously open the source region 7, drain region 8 and back gate contact region 9 during photolithography, and then implant P-type ions , such as boron or BF 2 , and the injection dose and energy of each window are the same as those in Embodiment 1, and the others are similar to Embodiment 1, and will not be repeated here.

[0069] From the above, the present invention is based on deep depletion and in-situ charge-sensing single-transistor active pixel sensor built on a fully depleted silicon-on-insulator substrate, and the thickness of the silicon layer of the channel can be belo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses an SOI based single-transistor active pixel sensor and a preparation method thereof. The sensor is based on an SOI substrate and is low-doped in the substrate, and traditionalMOSFET well injection doping is not needed; source-drain area of the novel image sensor includes a large area which is not covered with a metal electrode to realize light transmission, a back grid pulse is applied, a depletion depth is formed in the substrate, a depletion area is used to collect photo-produced electrons, and the photo-produced electrons gathered in an oxidized buried layer / substrate interface cause threshold voltage offset and current change of an MOSFET in the SOI layer; and a positive gate is used for gate units in an image sensing array. A single transistor is used to realize functions including photoelectric sensing, charge integrating, buffer amplification and array gating, charge transfer is not needed, help by extra transistors is not needed, and the sensor also hasthe advantages of high quantum efficiency, low power consumption and high speed.

Description

technical field [0001] The invention relates to the technical field of semiconductor devices, in particular to a novel single-transistor active pixel sensor based on silicon on an insulating layer and a preparation method thereof. Background technique [0002] The image sensor is the core component of the imaging system, and its application is very extensive. It is not only closely related to our lives, but also integrated in consumer electronics such as mobile phones, tablets and computers. And it is very important in the fields of military and scientific research. At present, general-purpose image sensors are roughly divided into two categories, one is to use capacitors to collect photo-generated carriers, such as commonly used CCD sensors (reference: Keith Fife, Abbas El Gamal and H.-S.Philip Wong, A 0.5p, m Pixel Frame-Transfer CCD Image Sensor in110nm CMOS, IEEE International Electron Devices Meeting, 2007:1003–1006), and another type is based on reverse photoelectric...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/146
Inventor 万景
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products