SiC vertical double diffusion metal oxide semiconductor structure (VDMOS) device with composite gate dielectric structure

A technology of compound gate dielectric and gate dielectric, used in semiconductor devices, electrical components, circuits, etc., can solve problems such as reducing channel mobility, avoid premature breakdown, good surface quality, and weaken the reduction of breakdown voltage. Effect
CN102779852AInactive Publication Date: 2012-11-14UNIV OF ELECTRONICS SCI & TECH OF CHINA

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
UNIV OF ELECTRONICS SCI & TECH OF CHINA
Publication Date
2012-11-14
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a SiC vertical double diffusion metal oxide semiconductor structure (VDMOS) device with a composite gate dielectric structure, and belongs to the technical field of power semiconductor devices. A thought of differentiating modulation of electric fields is adopted according to difference of intensities of electric fields and difference of defect concentrations of gate dielectrics in different areas, namely, high-k gate dielectrics are adopted in channel regions with high-defect concentration and a low electric field, so that a large quantity of trap states caused by using a SiO2 / SiC interface is avoided; the influence on Fowler-Nordheim (FN) tunneling current is obviously reduced; and meanwhile, because the electric field intensity in a channel injection area is small, the reduction on gate dielectric breakdown voltage caused by small offset of conduction band / valence band is weakened; and moreover, a SiO2 gate dielectric (a junction field-effect transistor (JFET) area is formed in a way of extension and is not subjected to ion injection, the surface quality of the JFET area is good, and the SiO2 / SiC interface state is low) is adopted by the JFET area with low defect concentration and a high electric field, and enough high conduction band offset is supplied by the SiO2 dielectric, so that the ahead breakdown of the gate dielectric is avoided.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the technical field of power semiconductor devices, and relates to a double diffused metal oxide semiconductor field effect transistor (DMOS) device structure, in particular to a silicon carbide (SiC) DMOS device with a composite gate dielectric structure. Background technique

[0002] Silicon carbide (SiC), as a wide-bandgap semiconductor material that has attracted much attention in recent years, has excellent physical properties such as wide bandgap, high critical breakdown electric field, high thermal conductivity, and high electron saturation drift velocity. High power, high frequency, and strong irradiation fields have broad application prospects.

[0003] Compared with gallium nitride (GaN) and other wide-bandgap semiconductor materials, SiC materials can directly generate silicon dioxide (SiO2) through thermal oxidation. 2 ), this advantage makes SiC an ideal material for making high-power MOSFET devices. Conventional...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More