Unlock instant, AI-driven research and patent intelligence for your innovation.

Lateral double diffused field effect transistor, manufacturing method, chip and circuit

A technology of field-effect transistors and lateral double-diffusion, which is applied in circuits, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of weakened gate control ability, affecting the electrical performance of semiconductor devices, and reducing breakdown voltage, etc., to achieve Effects of reducing leakage current, increasing mobility, and increasing breakdown voltage

Active Publication Date: 2022-06-03
BEIJING CHIP IDENTIFICATION TECH CO LTD +1
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] With the rapid development of semiconductor manufacturing technology, semiconductor devices are developing towards higher component density and higher integration, and the gate size of lateral double diffused field effect transistors is also getting shorter and shorter, making the gate The ability to control the channel current becomes weaker, resulting in leakage current, which eventually affects the electrical performance of semiconductor devices and reduces the breakdown voltage

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Lateral double diffused field effect transistor, manufacturing method, chip and circuit
  • Lateral double diffused field effect transistor, manufacturing method, chip and circuit
  • Lateral double diffused field effect transistor, manufacturing method, chip and circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The specific implementation of the embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings. It should be understood that this

[0046] The present invention will be described in detail below with reference to the accompanying drawings and in conjunction with the embodiments.

[0047] Please refer to FIG. 8A and FIG. 8B, a first aspect of the embodiment of the present invention provides a lateral double diffusion field effect transistor,

[0049] The body region 4 and the drift region 5 are formed in the upper layer silicon 3, so that the upper layer silicon 3 is divided into two regions, the body region 4 and the drift region 5

[0053] Further, the lateral double diffusion field effect transistor also includes: at least one first implant 6, formed in

[0055] Further, the cross sections of the first injection body 6 and the second injection body 7 are square, rectangular or circular.

[0057] Further, the extensi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a lateral double-diffusion field effect transistor, a manufacturing method, a chip and a circuit. Transistors include: SOI substrate, SOI substrate includes silicon substrate, oxide layer and upper silicon in sequence from bottom to top; upper silicon is a convex trapezoidal structure with two slopes; In the region, the body region has the first conductivity type, and the drift region has the second conductivity type; the source electrode is formed on the upper surface of the body region and the outer edges of the two slopes of the body region; the drain electrode is formed on the upper surface of the drift region and the outer edge of the two slopes of the drift region; the silicon dioxide layer is formed on the upper surface of the body region, the upper surface of the drift region and the two slopes of the drift region; the gate is formed on the two slopes of the body region on the slopes; the polysilicon field plate is formed on the surface of the silicon dioxide layer on the two slopes of the drift region. Through the method provided by the invention, the control ability of the gate to the channel can be improved, and the breakdown voltage can be improved.

Description

Lateral double diffusion field effect transistor, fabrication method, chip and circuit technical field The present invention relates to the field of semiconductor technology, in particular, to a lateral double-diffusion field effect transistor, a lateral A method for manufacturing a double diffusion field effect transistor, a chip and a circuit. Background technique Lateral Double Diffused Field Effect Transistor (Lateral Double-Diffused MOSFET, LDMOS) is used as a kind of Lateral power devices, whose electrodes are all located on the surface of the device, are easily connected to low-voltage signal circuits and other The monolithic integration of the device has the advantages of high withstand voltage, large gain, good linearity, high efficiency, and good broadband matching performance. Nowadays, it has been widely used in power integrated circuits, especially low-power and high-frequency circuits. [0003] With the rapid development of semiconductor manufacturing t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/423H01L29/40H01L29/78H01L21/336H01L21/28
CPCH01L29/7816H01L29/66681H01L29/404H01L29/42356H01L29/401
Inventor 余山赵东艳王于波陈燕宁付振刘芳王凯吴波邓永峰刘倩倩郁文
Owner BEIJING CHIP IDENTIFICATION TECH CO LTD