Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Groove gate type gate-leakage composite field plate transistor with high electron mobility

A technology of high electron mobility and leakage field plate, which is applied in the field of microelectronics, can solve the problems of reducing device yield, complex manufacturing process, and increasing device difficulty, and achieve the goals of increasing area, improving breakdown voltage, and enhancing reliability. Effect

Inactive Publication Date: 2009-04-22
XIDIAN UNIV
View PDF0 Cites 22 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the manufacturing process of the high electron mobility transistor using the stacked field plate structure is relatively complicated. Each additional layer of field plate requires additional process steps such as photolithography, metal deposition, insulating dielectric material deposition, stripping, and cleaning. To make the insulating dielectric material deposited under the field plates of each layer have an appropriate thickness, cumbersome process debugging must be carried out, thus greatly increasing the difficulty of device manufacturing and reducing the yield of devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Groove gate type gate-leakage composite field plate transistor with high electron mobility
  • Groove gate type gate-leakage composite field plate transistor with high electron mobility
  • Groove gate type gate-leakage composite field plate transistor with high electron mobility

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0053] The production substrate is sapphire and the passivation layer is SiO 2 , the protective layer is SiO 2 And each field plate is a compound field plate high electron mobility transistor combined with Ti / Au metal, the process is:

[0054] 1. Epitaxial undoped transition layer 2 with a thickness of 1 μm on the sapphire substrate 1 by metal organic chemical vapor deposition technology, the transition layer is composed of GaN materials with thicknesses of 35 nm and 0.965 μm from bottom to top. The process conditions used for the epitaxial lower GaN material are: temperature 535°C, pressure 105 Torr, hydrogen gas flow rate 5100 sccm, ammonia gas flow rate 5100 sccm, gallium source flow rate 35 μmol / min; the process conditions for the epitaxial upper layer GaN material are: temperature 1050°C, pressure 105 Torr, hydrogen flow rate 5100 sccm, ammonia gas flow rate 5100 sccm, gallium source flow rate 160 μmol / min.

[0055] 2. Deposit an undoped barrier layer 3 with a thickness...

Embodiment 2

[0063] The process of manufacturing a compound field plate high electron mobility transistor with a substrate of silicon carbide, a passivation layer of SiN, a protective layer of SiN, and a combination of Ni / Au metal for each field plate is as follows:

[0064] 1. An undoped transition layer 2 with a thickness of 2.6 μm is epitaxially formed on a silicon carbide substrate 1 by metal-organic chemical vapor deposition technology. Made of GaN material. The process conditions used for the epitaxial lower layer AlN material are: temperature 980°C, pressure 110 Torr, hydrogen gas flow rate 4300 sccm, ammonia gas flow rate 4300 sccm, aluminum source flow rate 5 μmol / min; the process conditions for the epitaxial upper layer GaN material are: temperature 980°C, pressure 110 Torr, hydrogen flow rate 4300 sccm, ammonia gas flow rate 4300 sccm, gallium source flow rate 110 μmol / min.

[0065] 2. Deposit undoped Al with a thickness of 28nm and an aluminum composition of 0.3 on the GaN tra...

Embodiment 3

[0073] The production substrate is silicon, and the passivation layer is Al 2 o 3 , the protective layer is Al 2 o 3 A compound field plate high electron mobility transistor with each field plate being a combination of Pt / Au metal, the process is:

[0074] 1. Using metal organic chemical vapor deposition technology to epitaxially undoped transition layer 2 with a thickness of 5 μm on the silicon substrate 1, the transition layer is composed of AlN material with a thickness of 100 nm and GaN material with a thickness of 4.9 μm from bottom to top constitute. The process conditions used for the epitaxial lower layer AlN material are: temperature 810°C, pressure 120 Torr, hydrogen gas flow rate 4100 sccm, ammonia gas flow rate 4100 sccm, aluminum source flow rate 20 μmol / min; the process conditions used for the epitaxial upper layer GaN material are: temperature 950°C, pressure 120 Torr, hydrogen gas flow rate 4100 sccm, ammonia gas flow rate 4100 sccm, gallium source flow rat...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Epitaxial thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a groove-gate type gate-drain composite field plate transistor with high electron mobility. The transistor comprises, from bottom to top, a substrate (1), a transition layer (2), a barrier layer (3), a source electrode (4), a drain electrode (5), a groove gate (7), a passivation layer (8), a gate field plate (9), a drain field plate (11) and a protection layer (12); the drain field plate (11) is electrically connected with the drain electrode (5), the groove gate (7) is electrically connected with the gate field plate (9), wherein, a groove (6) is opened on the barrier layer (3); and n floating field plates (10) are deposited on the passivation layer arranged between the gate field plate and the drain field plate. All the floating field plates have the same size and are in a floating state, and the floating field plates are equidistantly distributed between the gate field plate and the drain field plate. The n floating plates, the gate field plate and the drain plate are completed on the passivation layer by one-time process. The transistor has the advantages of simple process, good reliability and high breakdown voltage, and can be used for fabricating high power devices based on a wide band gap compound semiconductor material heterojunction.

Description

technical field [0001] The invention belongs to the technical field of microelectronics, and relates to semiconductor devices, in particular to a groove gate type gate-drain compound field plate high electron mobility transistor based on a heterojunction structure of a wide bandgap compound semiconductor material, which can be used as a basic device of a high-power system. technical background [0002] In today's world, power semiconductor devices such as power rectifiers and power switches have been widely used in many power fields such as switching power supplies, automotive electronics, industrial control, radio communications, and motor control. Power semiconductor devices must have the following two important properties, namely high breakdown voltage and low on-resistance. The Baliga figure of merit reflects the compromise relationship between breakdown voltage and on-resistance in power semiconductor devices. to explore. Silicon material is the most commonly used mat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/778H01L29/06H01L21/335
Inventor 毛维郝跃杨翠过润秋马晓华张进成张金风
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products