Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor chip assembly with post/base/post heat spreader and asymmetric posts

a technology of asymmetric posts and semiconductors, applied in the manufacture of printed circuits, printed circuit aspects, basic electric elements, etc., can solve the problems of short life span, immediate failure of the semiconductor device at high operating temperatures, and heat not only degrades the semiconductor device, so as to achieve excellent heat spreading and heat dissipation, and low cost. , the effect of low thermal conductivity

Inactive Publication Date: 2011-06-30
BRIDGE SEMICON
View PDF89 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

"The present invention provides a semiconductor chip assembly that includes a semiconductor device, a heat spreader, a conductive trace, and adhesives. The heat spreader includes a first post, a second post, a base, and two openings. The conductive trace includes a pad, a terminal, and an electrical interconnect. The adhesives include first and second openings that are positioned to sandwich the semiconductor device between the heat spreader and the conductive trace. The assembly provides improved signal routing and thermal connection between the semiconductor device and the heat spreader."

Problems solved by technology

Semiconductor devices are susceptible to performance degradation as well as short life span and immediate failure at high operating temperatures.
The heat not only degrades the chip, but also imposes thermal stress on the chip and surrounding elements due to thermal expansion mismatch.
LEDs include high power chips that generate high light output and considerable heat.
Unfortunately, LEDs exhibit color shifts and low light output as well as short lifetimes and immediate failure at high operating temperatures.
Furthermore, LED light output and reliability are constrained by heat dissipation limits.
However, since the plastic and the dielectric layer typically have low thermal conductivity, the PBGA provides poor heat dissipation.
However, since the lead frame type interposer has limited routing capability, the QFN package cannot accommodate high input / output (I / O) chips or passive elements.
However, manually dropping the heat slug into the central opening is prohibitively cumbersome and expensive for high volume manufacture.
Furthermore, since the heat slug is difficult to accurately position in the central opening due to tight lateral placement tolerance, voids and inconsistent bond lines arise between the substrate and the heat slug.
The substrate is therefore partially attached to the heat slug, fragile due to inadequate support by the heat slug and prone to delamination.
The heat slug is therefore non-planar and difficult to bond to.
As a result, the assembly suffers from high yield loss, poor reliability and excessive cost.
However, the insulating layer sandwiched between the metal core layer and the PCB limits the heat flow to the PCB.
As a result, the heat spreader releases the heat by thermal convection rather than thermal conduction which severely limits the heat dissipation.
Consequently, the substrate is unbalanced and wobbles and warps during manufacture.
This creates enormous difficulties with chip mounting, wire bonding and encapsulant molding.
Furthermore, the expanded base may be bent by the encapsulant molding and may impede soldering the package to the next level assembly as the solder balls collapse.
As a result, the package suffers from high yield loss, poor reliability and excessive cost.
However, the electrical contacts are difficult to mount on the insulating layer, difficult to electrically connect to the next level assembly and fail to provide multi-layer routing.
Conventional packages and thermal boards thus have major deficiencies.
For instance, dielectrics with low thermal conductivity such as epoxy limit heat dissipation, whereas dielectrics with higher thermal conductivity such as epoxy filled with ceramic or silicon carbide have low adhesion and are prohibitively expensive for high volume manufacture.
The dielectric may delaminate during manufacture or prematurely during operation due to the heat.
The substrate may have single layer circuitry with limited routing capability or multi-layer circuitry with thick dielectric layers which reduce heat dissipation.
The heat spreader may be inefficient, cumbersome or difficult to thermally connect to the next level assembly.
The manufacturing process may be unsuitable for low cost, high volume manufacture.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor chip assembly with post/base/post heat spreader and asymmetric posts
  • Semiconductor chip assembly with post/base/post heat spreader and asymmetric posts
  • Semiconductor chip assembly with post/base/post heat spreader and asymmetric posts

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0114]FIGS. 1A-1D are cross-sectional views showing a method of making first and second posts and a base in accordance with an embodiment of the present invention, and FIGS. 1E and 1F are top and bottom views, respectively, corresponding to FIG. 1D.

[0115]FIG. 1A. is a cross-sectional view of metal plate 10 which includes opposing major surfaces 12 and 14. Metal plate 10 is illustrated as a copper plate with a thickness of 500 microns. Copper has high thermal conductivity, good bondability and low cost. Metal plate 10 can be various metals such as copper, aluminum, alloy 42, iron, nickel, silver, gold, combinations thereof, and alloys thereof.

[0116]FIG. 1B is a cross-sectional view of etch masks 16 and 18 formed on metal plate 10. Etch masks 16 and 18 are illustrated as photoresist layers which are deposited on metal plate 10 using dry film lamination in which hot rolls simultaneously press photoresist layers 16 and 18 onto surfaces 12 and 14, respectively. Wet spin coating and curta...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A semiconductor chip assembly includes a semiconductor device, a heat spreader, a conductive trace and first and second adhesives. The heat spreader includes a first post, a second post and a base. The conductive trace includes a pad and a terminal. The semiconductor device is electrically connected to the conductive trace and thermally connected to the heat spreader. The first post extends from the base in a first vertical direction into a first opening in the first adhesive and is located within a periphery of the second post, the second post extends from the base in a second vertical direction into a second opening in the second adhesive and the base is sandwiched between and extends laterally from the posts. The conductive trace provides signal routing between the pad and the terminal.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS[0001]This application is a continuation-in-part of U.S. application Ser. No. 12 / 616,773 filed Nov. 11, 2009 and a continuation-in-part of U.S. application Ser. No. 12 / 616,775 filed Nov. 11, 2009, each of which is incorporated by reference. This application also claims the benefit of U.S. Provisional Application Ser. No. 61 / 410,932 filed Nov. 7, 2010 and U.S. Provisional Application Ser. No. 61 / 350,923 filed Jun. 3, 2010, each of which is incorporated by reference.[0002]U.S. application Ser. No. 12 / 616,773 filed Nov. 11, 2009 and U.S. application Ser. No. 12 / 616,775 filed Nov. 11, 2009 are each a continuation-in-part of U.S. application Ser. No. 12 / 557,540 filed Sep. 11, 2009 and a continuation-in-part of U.S. application Ser. No. 12 / 557,541 filed Sep. 11, 2009.[0003]U.S. application Ser. No. 12 / 557,540 filed Sep. 11, 2009 and U.S. application Ser. No. 12 / 557,541 filed Sep. 11, 2009 are each a continuation-in-part of U.S. application Ser. No. 1...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L33/64
CPCH01L24/48H01L24/83H01L2924/12041H01L2224/32013H01L2924/01028H01L2924/01013H01L2224/32245H01L2924/01087H01L2924/01019H01L24/49H01L24/45H01L24/29H01L24/16H01L23/49827H01L24/85H01L33/486H01L33/62H01L33/642H01L2224/2919H01L2224/29339H01L2224/32188H01L2224/45144H01L2224/48091H01L2224/48227H01L2224/49171H01L2224/73265H01L2224/83855H01L2224/85207H01L2924/01012H01L2924/01014H01L2924/01046H01L2924/0105H01L2924/01058H01L2924/01077H01L2924/01078H01L2924/01079H01L2924/16195H01L2924/19041H01L2924/20105H01L2933/0033H01L2933/0075H05K1/0204H05K1/056H05K3/0061H05K3/445H05K2201/09054H05K2201/09181H05K2201/10106H05K2203/0369H01L21/486H01L23/3677H01L2924/00014H01L2924/0665H01L2924/00H01L2924/181H01L2224/85205H01L2924/00012
Inventor LIN, CHARLES W.C.WANG, CHIA-CHUNG
Owner BRIDGE SEMICON
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products