Junction field effect transistor based on tungsten disulfide/gallium antimonide and preparation method thereof

A field-effect transistor, junction technology, applied in transistors, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve the problems of low defect state density, poor subthreshold swing, high dielectric constant, etc., to suppress interface defects The effect of producing, reducing impact, good stability

Active Publication Date: 2021-08-06
NANJING UNIV OF SCI & TECH
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, for MOSFETs based on GaSb nanowires, there are still unresolved issues such as large hysteresis (>5V), poor subthreshold swing (nearly 1000mV dec -1 ), higher drain voltage (7V) ([4] Yang, Z.X.; Liu, L.; Yip, S.; et al. Complementary Metal Oxide Semiconductor-Compatible, High-Mobility,-Oriented GaSb Nanowires Enabled by Vapor-Solid-Solid Chemical VaporDeposition.ACS Nano.2017,11,4237-4246.)
This drawback severely limits their application in short-channel devices with oxide dielectric layers, since the deposition process of the dielectric layer can introduce interfacial defect states in the channel semiconductor
Furthermore, a high-quality gate dielectric layer with low defect state density and high dielectric constant remains a challenge for short-channel MOSFETs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Junction field effect transistor based on tungsten disulfide/gallium antimonide and preparation method thereof
  • Junction field effect transistor based on tungsten disulfide/gallium antimonide and preparation method thereof
  • Junction field effect transistor based on tungsten disulfide/gallium antimonide and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0038] WS-based 2 The preparation method of GaSb junction field effect transistor, concrete steps are as follows:

[0039] Step 1: Select a thermally oxidized silicon wafer as the substrate, first use ethanol, acetone, and deionized water to ultrasonicate for 5 minutes, then heat-treat the substrate on a heating platform at 300°C for 1 hour, and store it in a dry environment;

[0040] Step 2: Immerse the P-type GaSb nanowires grown on the glass substrate in anhydrous ethanol for 10-15s to disperse them, drop the dispersed liquid on the surface of the substrate, first spin-coat at 600rpm for 8 seconds, and then spin-coat at 2000rpm Coated for 50 seconds to obtain the desired P-type GaSb nanowires on the substrate surface.

[0041] Step 3: Attach a smooth-surfaced PDMS membrane on the upper surface of the glass slide and prepare the N-type WS membrane obtained by mechanical exfoliation 2 Adhesive tape for thin film samples, stick the tape tightly on the PDMS membrane to make N...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a junction field effect transistor based on WS2 / GaSb and a preparation method thereof. The junction field effect transistor comprises a substrate, an N-type WS2 thin film, a P-type GaSb nanowire, a source electrode, a drain electrode and a gate electrode, wherein the P-type GaSb nanowire is arranged on the surface of the substrate, the source electrode and the drain electrode are arranged at the two ends of the surface of the P-type GaSb nanowire, and the N-type WS2 thin film is arranged on the surface of the P-type GaSb nanowire and located between the source electrode and the drain electrode; and the gate electrode is arranged on the surface of the N-type WS2 thin film and located between the source electrode and the drain electrode. According to the junction field effect transistor, GaSb and WS2 two-dimensional semiconductors are applied to the JFET, generation of interface defects is restrained, the influence of an interface state on carrier transport is reduced, and by means of the advantage that the JFET does not have complex dielectric engineering, the sub-threshold swing of the device is reduced, and the switch ratio and the current density are improved.

Description

technical field [0001] The invention belongs to the technical field of semiconductors and relates to a tungsten disulfide (WS) based 2 ) / gallium antimonide (GaSb) junction field effect transistor and a preparation method thereof. Background technique [0002] III-V semiconductor nanowires have attracted extensive attention in next-generation electronics and optoelectronics due to their excellent properties such as large Bohr excitonic radii, narrow bandgap, and high carrier mobility. In particular, as an important P-type semiconductor, GaSb nanowires exhibit a band gap of about 0.726 eV and a theoretical hole mobility as high as 1000 cm 2 V -1 the s -1 , as well as strong spin-orbit interactions, have been used as surrogate candidates for channels in electronic and optoelectronic devices ([1] Borg, M.; Schmid, H.; Gooth, J.; et al. High-Mobility GaSb Nanostructures Cointegrated with InAs on Si.ACSNano.2017,11,2554-2560.). For example, a GaSb-based photodetector exhibits...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/267H01L29/80H01L21/335B82Y40/00B82Y10/00
CPCH01L29/267H01L29/802H01L29/66969B82Y10/00B82Y40/00
Inventor 程子超剪宇轩宋秀峰顾宇陈翔
Owner NANJING UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products