Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for preparing n-type crystalline silica double-side solar cell

A double-sided solar cell, crystalline silicon technology, applied in circuits, electrical components, semiconductor devices, etc., can solve the problems of poor square resistance distribution uniformity of the diffusion layer, incomplete solutions, changes in silicon wafer performance, etc., and achieve square resistance distribution. Uniform, precise and controllable doping concentration, and excellent performance

Inactive Publication Date: 2016-08-03
NANCHANG UNIV
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, the combination of ion implantation on one side and diffusion on the other is generally used to obtain double-sided heavily doped crystalline silicon layers, because if the diffusion method is used on both sides, the existing technical solutions will cause the mutual influence of the two-layer structure during the diffusion process, resulting in negative results.
However, the solution of ion implantation and diffusion at the same time is still not perfect
After ion implantation, high-temperature heat treatment is required to restore the damaged crystal lattice, but this process will cause changes in the properties of silicon wafers. In addition, the cost of this technology is still too high; the square resistance distribution of the diffusion layer obtained by the commonly used tubular diffusion method is uniform Poor sex

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0022] The tubular PECVD method is used to deposit various types of silicon oxide films required for diffusion, which are specifically realized through the following technical solutions.

[0023] (1) Texture and clean the surface of the silicon wafer.

[0024] (2) Tubular PECVD method deposits a layer of non-doped silicon oxide film on the side where phosphorus needs to be diffused, with a thickness of 10nm.

[0025] (3) Tubular PECVD method deposits heavily boron-doped silicon oxide film with a thickness of 100nm on the side where boron needs to be diffused, using borane as a dopant.

[0026] (4) Tubular PECVD method uses phosphine as a dopant to deposit a heavily phosphorus-doped oxide film on the side where phosphorus needs to be diffused, with a thickness of 80nm.

[0027] (5) Diffusion under normal pressure and high temperature in a clean air atmosphere in a quartz tube furnace to simultaneously prepare a doped n-type layer and a doped p-type layer.

[0028] (6) HF acid...

Embodiment 2

[0034] Various types of silicon oxide films required for diffusion are deposited by magnetron sputtering, which is specifically realized through the following technical solutions.

[0035] (1) Texture and clean the surface of the silicon wafer.

[0036] (2) The magnetron sputtering method uses a boron-doped silicon target, and deposits a heavily boron-doped silicon oxide film on the side where boron needs to be diffused by reactive sputtering, with a thickness of 100nm.

[0037] (3) The magnetron sputtering method uses a phosphorus-doped silicon target, and deposits a heavily phosphorus-doped silicon oxide film on the side where phosphorus needs to be diffused by reactive sputtering, with a thickness of 100nm.

[0038] (4) Diffusion under normal pressure and high temperature in a clean air atmosphere in a quartz tube furnace to simultaneously prepare a doped n-type layer and a doped p-type layer.

[0039] (5) HF acid removes the oxide on both sides of the silicon wafer, and c...

Embodiment 3

[0045] Various types of silicon oxide films required for diffusion are deposited by magnetron sputtering, which is specifically realized through the following technical solutions.

[0046] (1) Texture and clean the surface of the silicon wafer.

[0047] (2) Deposit a layer of non-doped silicon oxide film on the side where phosphorus needs to be diffused by reactive magnetron sputtering, with a thickness of 20nm.

[0048] (3) The magnetron sputtering method uses a boron-doped silicon target, and deposits a heavily boron-doped silicon oxide film on the side where boron needs to be diffused by reactive sputtering, with a thickness of 100nm.

[0049] (4) The magnetron sputtering method uses a phosphorus-doped silicon target, and deposits a silicon oxide film heavily doped with phosphorus on the side where phosphorus needs to be diffused by reactive sputtering, with a thickness of 100nm.

[0050] (5) Diffusion under normal pressure and high temperature in a clean air atmosphere in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a method for preparing n-type crystalline silica double-side solar cell, and the method comprises the steps of texturing a silicon chip surface and cleaning; depositing a silicon oxide film where boron is heavily doped on the side that demands boron diffusion through CVD method or PVD method, and the thickness is 20-200nm; depositing an oxide film where phosphor is heavily doped on the side that demands phosphor diffusion through the CVD method or PVD method, and the thickness is 20-200nm; performing high temperature diffusion at a normal pressure in clean air atmosphere or oxygen atmosphere to obtain a doped n-type layer and a doped p-type layer at the same time; removing and cleaning by a wet chemical method of a silicon chip double-side oxide; depositing a silicon chip double-side passivation antireflection coating; preparing a silicon chip double-side grid line electrode; and processing anti-creeping treatment to the silicon chip edge. The diffusion technology is relatively simple; the doped concentration of the doping layer is accurate and controllable; the dying problem of the surface due to over high density can be avoided; and the square resistance of the obtained doping layer is distributed evenly. The prepared n-type crystalline silica double-side solar cell has an excellent performance, and the manufacture cost is low.

Description

technical field [0001] The invention relates to a method for preparing n-type crystalline silicon double-sided solar cells, which belongs to the field of solar cells and also belongs to the field of semiconductor devices. It involves the preparation technology of solar cells. Background technique [0002] N-type crystalline silicon bifacial cells have attracted increasing attention because of their high conversion efficiency, no light-induced attenuation, and the ability to enter light from both sides to further improve the photoelectric conversion efficiency of solar cells. According to the composition of the pn junction material, its device structure is divided into two categories: crystalline silicon / crystalline silicon homojunction and amorphous silicon / crystalline silicon heterojunction solar cells. Among them, the production technology route of the former is mostly the same as the production line equipment used in the existing p-type crystalline silicon solar cell tec...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L31/18H01L21/225C23C16/44C23C14/35
CPCC23C14/35C23C16/44H01L21/225H01L31/18Y02P70/50
Inventor 黄海宾周浪岳之浩高超韩宇哲宿世超
Owner NANCHANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products