GaN-based MS grid enhancement type high electron mobility transistor and manufacture method thereof
A high electron mobility, enhanced technology, applied in the field of microelectronics, can solve problems such as low device reliability, material damage, device performance and reliability, etc., to achieve the effect of eliminating polarization effects and enhancing characteristics
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0049] The thickness of the GaN main buffer layer is 1.2um, Al 0.4 Ga 0.6 The thickness of the N main barrier layer is 15nm, the groove etching depth is 40nm, the thickness of the GaN sub-buffer layer is 24nm, Al 0.4 Ga 0.6 A GaN-based MS gate-enhanced high electron mobility transistor with a thickness of 15nm for the N-time barrier layer and a thickness of 1nm for the gate dielectric layer, the steps are:
[0050] Step 1, heat treatment and surface nitriding of the substrate:
[0051] Place the sapphire substrate in the metal organic chemical vapor deposition MOCVD reaction chamber, and pump the vacuum degree of the reaction chamber to 1×10 -2Under Torr, under the protection of a mixture of hydrogen with a flow rate of 1500 sccm and ammonia gas with a flow rate of 2000 sccm, heat treatment and surface nitriding of the sapphire substrate are carried out at a heating temperature of 1050° C. and a pressure of 20 Torr.
[0052] Step 2, epitaxial AlN transition layer:
[0053...
Embodiment 2
[0086] The thickness of GaN main buffer layer is 2.5um, Al 0.3 Ga 0.7 The thickness of the N main barrier layer is 28nm, the groove etching depth is 100nm, the thickness of the GaN sub-buffer layer is 70nm, Al 0.3 Ga 0.7 A GaN-based MS gate-enhanced high electron mobility transistor with a thickness of 28nm and a thickness of a gate dielectric layer of 10nm, the steps of which are as follows:
[0087] Step 1 is the same as Step 1 of Embodiment 1.
[0088] Step 2 is the same as Step 2 of Example 1.
[0089] Step 3, using MOCVD technology to epitaxial GaN main buffer layer with a thickness of 2.5um on the AlN transition layer, such as figure 2 (b), the process conditions used for epitaxy are: temperature is 1050° C., pressure is 20 Torr, flow rate of hydrogen gas is 1500 sccm, flow rate of ammonia gas is 6000 sccm, and flow rate of gallium source is 220 sccm.
[0090] Step 4, using MOCVD technology to epitaxially N-type doped Al with a thickness of 28nm on the main buffer ...
Embodiment 3
[0105] The thickness of the GaN main buffer layer is 3.2um, Al 0.18 Ga 0.82 The thickness of the N main barrier layer is 38nm, the groove etching depth is 160nm, the thickness of the GaN sub-buffer layer is 120nm, Al 0.18 Ga 0.82 A GaN-based MS gate-enhanced high electron mobility transistor with a thickness of 38nm and a thickness of a gate dielectric layer of 20nm, the steps of which are as follows:
[0106] Step A is the same as step one of embodiment 1.
[0107] Step B is the same as Step 2 of Example 1.
[0108] Step C, using the process conditions of temperature 1050°C, pressure 20 Torr, hydrogen gas flow rate 1500 sccm, ammonia gas flow rate 6000 sccm, gallium source flow rate 220 sccm, epitaxial GaN main body with a thickness of 3.2um on the AlN transition layer by MOCVD technology buffer layer, such as figure 2 (b).
[0109] Step D, using the process conditions of temperature 920°C, pressure 40Torr, hydrogen flow rate 6000sccm, ammonia flow rate 5000sccm, alumi...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com