Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

32results about How to "Guaranteed forwarding performance" patented technology

Method and system for forwarding traffic based on virtual switch cluster

The invention discloses a method for forwarding traffic based on a virtual switch cluster. The method comprises the following steps of: setting an aggregation group member list which stores all member information of an aggregation group; setting an aggregation group traffic forwarding member list which stores information of aggregation group members which are used for forwarding the traffic, wherein the aggregation group traffic forwarding member list only comprises aggregation group local member information in an initial state; and determining that the traffic of physical equipment exceeds the total bandwidth of members in the aggregation group traffic forwarding member list, or exceeds a threshold value related to the total bandwidth, adding nonlocal members which are selected from the aggregation group member list to the aggregation group traffic forwarding member list, and forwarding the traffic according to the modified aggregation group traffic forwarding member list. The invention also discloses a system for forwarding the traffic based on the virtual switch cluster correspondingly. By the method and the system, the traffic can be forwarded in the scene of the virtual switch cluster on the premise of occupying limited bandwidth of a stack link as few as possible, so that the performance of traffic forwarding in the scene of the virtual switch cluster is ensured.
Owner:ZTE CORP

Method and device for VPWS message to traverse three-layer IP network

InactiveCN109587060ASolve the technical problem that the forwarding ability is too poor and the port cannot be line-speedGuaranteed forwarding performanceNetworks interconnectionRouting tableWire speed
The invention discloses a method and a device for a VPWS message to traverse a three-layer IP network. A control plane and a forwarding plane are included. A main control board multi-core CPU is takenas the core of the control plane, the multiple control plane protocols of a routing protocol, a LDP protocol, a GRE protocol and an ARP protocol are operated, and various table items including a routing table, an MPLS label table, a GRE session table, and an ARP table, which are required when the forwarding plane processes data, are generated. The forwarding plane is implemented by a main controlboard switching chip and an interface board FPGA. The main control board switch chip and the interface board FPGA are cooperated with each other to process a VPWS data packet. When an UNI interface receives the packet, the main control board switching chip is responsible for receiving the data packet, after corresponding processing, the data packet is sent to the interface board FPGA, and the FPGA packages and processes the data packet and then sends the data packet. When the NNI interface receives the packet, the interface board FPGA is responsible for receiving the data packet to carry outunpacking processing, and then the data packet is sent to the main control board switching chip, and the main control board switching chip processes the data packet and then sends the data packet out.The Wire-speed forwarding of VPWS over GRE can be realized and the forwarding performance of a device port is ensured.
Owner:ANHUI WANTONG POSTS & TELECOMM CO LTD

A method and device for vpws message passing through three-layer ip network

A method and device for VPWS messages to traverse a three-layer IP network, consisting of a control plane and a forwarding plane, with a multi-core CPU as the core of the control plane, running multiple control plane protocols such as routing protocols, LDP protocols, GRE protocols, and ARP protocols, and The various table items needed to generate the forwarding plane to process data packets include routing tables, MPLS label tables, GRE session tables, and ARP tables; the forwarding plane is implemented by switching chips and FPGAs, which cooperate with each other to process VPWS data packets, and switching chips Responsible for receiving data packets, after corresponding processing, send the data packets to the FPGA, FPGA processes the data packets and then sends them to the switch chip, and the switch chip performs final processing on the data packets and sends them out; the present invention uses the CPU as the core of the control plane to forward Various forwarding entries related to VPWS and GRE are written on the surface, and the switch chip and FPGA are used as the forwarding plane to cooperate with each other to process VPWS packets through the IP network, which can realize the wire-speed forwarding of VPWS over GRE and ensure the forwarding performance of the device port.
Owner:ANHUI WANTONG POSTS & TELECOMM CO LTD

Application layer adaptive data forwarding system for distinguishing real-time and non-real-time data streams

PendingCN114760358AFlexible deployment capabilityImprove caching capacityTransmissionData packData stream
The invention discloses an application layer adaptive data forwarding system for distinguishing real-time and non-real-time data streams, belongs to the technical field of data forwarding, and aims to solve the technical problem of how to optimize application layer data forwarding based on an application layer and improve data forwarding performance. According to the technical scheme, the system comprises a data sending scheduling module, a hard disk storage, a temporary non-real-time data buffer area, a non-real-time data buffer area and a plurality of real-time data buffer areas; wherein the real-time data buffer area is used for storing real-time data received by a data port corresponding to the forwarding node; the temporary non-real-time data buffer area is used for storing data transferred from the non-real-time data buffer area; the non-real-time data buffer area is used for caching normally received non-real-time data; and the data sending scheduling module is used for taking out the data in the real-time data sending buffer area according to a specified strategy, checking a source address field and a target address field in the data packet application data unit, and forwarding the data to a next hop according to a routing table.
Owner:QILU UNIV OF TECH

A method and device for implementing rfc2544 in vpws environment

A method and device for implementing RFC2544 in a VPWS environment, including a multi-core CPU as the core of the control plane, running multiple control plane protocols, and generating various entries of VPWS and RFC2544 required when the forwarding plane processes data packets, and the multi-core CPU is also used to generate RFC2544 active end test data packet; the forwarding plane is implemented by the switch chip and FPGA, the switch chip and FPGA cooperate with each other to process the RFC2544 test data packet in the VPWS environment; for the RFC2544 active end packet, the multi-core CPU generates the test data packet and writes it to FPGA, FPGA Send the test traffic to the switch chip, and the switch chip sends the test traffic; for the RFC2544 passive end, after the switch chip receives and processes the packets, it sends the test traffic to the FPGA, and the FPGA sends the test traffic to the switch chip again, and the switch chip sends the test traffic The traffic is sent out; for the RFC2544 active end to receive packets, the switch chip will send the test traffic to the FPGA after receiving the packets, and the FPGA will perform the final calculation of the RFC2544 test parameters on the test traffic; it can realize the line-speed forwarding of the device port to ensure the integrity of the device port. Forwarding performance.
Owner:ANHUI WANTONG POSTS & TELECOMM CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products