Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2results about How to "Reduce switching" patented technology

A geothermal caprock multi-factor coupling evaluation system

PendingCN122114529AAchieve quantitative processingreduce switchingData processing applicationsLithologyData acquisition
The application discloses a geothermal caprock multi-factor coupling evaluation system, which aims to solve the problems of low standardization degree of existing evaluation manual operation process, lack of unified engineering architecture of multi-factor coupling and insufficient result visualization. The application automatically executes caprock comprehensive evaluation on a unified platform through a data acquisition module, a single-factor evaluation module, a coupling model construction module, a coupling score calculation module, a comprehensive evaluation module and a result output module. The system completes single-factor scoring based on basic data, constructs and calculates the scores of four coupling subsystems of lithology-diagenesis-physical property, structure-mechanics-integrity, thickness-continuity and fluid-pressure-temperature, quantifies the coupling relationship between the subsystems by using a cross influence matrix to obtain the final score, and outputs the comprehensive score and the visualized result after weighting. The application realizes the integration and automation of the evaluation process, supports the engineering landing of complex coupling models, and improves the result visualization and decision support capability.
Owner:INST OF GEOMECHANICS

A single-ended SAR ADC circuit with a lockable capacitor array and its operation method

ActiveCN116260459Bkeep locked connectionreduce switchingCapacitanceSoftware engineering
The application provides a single-ended SAR ADC circuit with lockable capacitor array and a working method thereof, which comprises a sample and hold circuit, a comparator, a SAR control logic module and a DAC capacitor array with a lock switch. Before starting the analog-digital conversion, it is necessary to determine whether the lock switch in the capacitor array needs to be closed. Therefore, the input signal is compared with a specific voltage first, and according to the comparison result, the off state of the lock switch is judged. If the lock switch is open, the single-ended SAR ADC carries out normal analog-digital conversion. If the lock switch is closed, the capacitor connected with the lock switch in the capacitor array of the single-ended SAR ADC will be locked and kept connected to GND. When the input signal is small, by closing the lock switch, the high-order capacitor is locked, the unnecessary switching of the capacitor array is reduced, and the power consumption of the capacitor array and the switch can be greatly saved at the cost of less hardware overhead.
Owner:DALIAN UNIV OF TECH