Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

15 results about "Memory copy" patented technology

Memory Copy can be used to quickly make the tower of blocks. Start with a set of three blocks, each a component. Then make a component from the three components. (Memory Copy only works on components.)

A method and system for data processing in a remote procedure call

ActiveCN115269223BResolve problems that cannot meet requirementsImprove processing efficiencyEngineeringTerm memory
The application discloses a data processing method and system in a remote procedure call, and the method comprises the following steps: one party of the remote procedure call acquires to-be-transmitted data, wherein the to-be-transmitted data comprises at least one field; the one party acquires serialized data and data in a predetermined field, wherein the serialized data is obtained by serializing data in other fields of the to-be-transmitted data, the other fields are fields of the to-be-transmitted data except the predetermined field, the predetermined field is a field satisfying a predetermined condition, and the data in the predetermined field has not been subjected to serialization processing; and the one party sends the serialized data and the data in the predetermined field to another party of the remote procedure call. The application solves the problem that the RPC cannot meet the requirements due to the large serialization processing overhead in the RPC process, thereby saving the memory copy overhead in the serialization processing and improving the processing efficiency of the RPC.
Owner:ALIBABA (CHINA) CO LTD

Data transmission method and system based on shared buffer pool

The embodiment of the invention relates to the technical field of communication, and discloses a data transmission method and system based on a shared buffer pool, and the data transmission method based on the shared buffer pool comprises the steps: constructing the shared buffer pool with a physical staggered mapping structure, and enabling inline data and an SGE descriptor to exist in the same physical memory area, a mode selection domain is set to store a transmission mode of application data, the transmission mode comprises an inline mode and an SGE mode, and a logical address domain is set to store a logical address, pointing to a shared buffer pool, of a work queue element, so that a physical address can be calculated by utilizing the logical address; the physical address is used for reading the application data in the shared buffer pool, memory copy delay caused by switching of different transmission modes can be eliminated, and then the utilization rate of memory resources is increased.
Owner:WUXI DAPU LIANXIN TECHNOLOGY CO LTD

Virtualization log export methods, devices, terminals and storage media

PendingCN122309287AVirtualizationEvent type
This invention discloses a virtualized log export method, apparatus, terminal, and storage medium, belonging to the field of logging. The method includes: allocating contiguous memory at the EL2 layer as a buffer and initializing a start timestamp; collecting data when an event occurs, determining the mask position, writing the event type and description to a bitmap, writing the relative duration to a preset position, and writing process and CPU information at a fixed length to generate a fixed-length binary event record; when aggregation conditions are met, aggregating the valid data in the buffer into a composite event information structure via memory copy to form a package to be exported; writing the structure to a memory-mapped window area accessible only by EL1, allowing EL1 to read without trapping into EL2; when the window changes from empty to non-empty, EL2 sends only one notification, allowing EL1 to continue reading without additional overhead. This reduces the overhead of cross-exception level notifications and traps, achieving efficient and secure structured log transmission.
Owner:KYLIN CORP

Hardware-aware register-level operator fusion and simd search acceleration system and method

PendingCN122450509AData streamFloating point
The application discloses a kind of hardware perception type vector quantization calculation fusion acceleration instruction parallel processing system and method.For the memory bandwidth bottleneck problem of asymmetric distance calculation in large-scale vector retrieval, the application is inside processor register, 8-bit quantization encoding is loaded, zero extension to 32-bit floating point precision, affine correction based on quantization offset and scale factor, and distance accumulation operation for query vector are fused into single instruction multiple data stream driven in-register execution pipeline.The method eliminates the intermediate memory copy and register overflow operation in the traditional scheme, improves the throughput capacity of vector retrieval and processor resource utilization under the premise of maintaining the calculation accuracy.
Owner:SHANGHAI LINGXIN INTELLIGENT TECHNOLOGY CO LTD

A data-oriented vulnerability search method for binary programs

The application provides a binary program-oriented data-oriented vulnerability searching method, and belongs to the technical field of computers, and comprises the following steps: inputting test data into a target binary program in a computer and running the target binary program; saving a memory snapshot when the target binary program runs to a vulnerability function where a memory error vulnerability is located; marking test data data of a buffer zone input into the computer in the memory snapshot as a pollution source; and executing the target binary program with a first instruction of the vulnerability function as a starting point. If any memory copy Gadget that copies data in the memory to other memory positions and any address write Gadget that writes data in the memory are found in the process of executing the target binary program, it is determined that the current memory error vulnerability is sufficient to be upgraded to a data-oriented vulnerability DOP for exploitation. The method can analyze data-oriented vulnerability availability of a binary program.
Owner:HUAZHONG UNIV OF SCI & TECH

Memory copy size determination command and data transfer command

An apparatus, method, and computer program are described, the apparatus comprising a decode circuit configured to decode instructions, and a processing circuit configured to perform data processing in response to the instructions decoded by the decode circuit. In response to the decode circuit decoding a memory copy size determination instruction specifying as operands a source memory address, a destination memory address, and a total number of bytes to be copied from a source block of a memory location indicated by the source memory address to a destination block of a memory location indicated by the destination memory address, the processing circuit is configured to determine a memory copy size indication value indicative of a subset of the total number of bytes to be copied based on at least one of the source memory address and the destination memory address. A data transfer instruction is also described.
Owner:ARM LTD

Processing system for efficient computation using cached mirror data

The present application discloses a processing system for high efficiency operation by using cache mirror data, which comprises a fetcher, at least one management processor and a cache memory. The fetcher fetches a plurality of data to make the cache memory copy at least one mirror data. When at least one data reading device outputs at least one reading request, the management processor analyzes the data position corresponding to the request and transmits the corresponding mirror data. When the data reading device outputs an editing request, the management processor analyzes the data position corresponding to the request and outputs a key and the corresponding mirror data to the data reading device for editing, and the management processor outputs a change signal to the cache memory to update the change content of the remaining corresponding mirror data to ensure the correctness of subsequent data processing and high operation rate.
Owner:SYSCOM COMP ENG

GPU direct access-based lustre client persistent cache performance optimization method and system

The application discloses a GPU direct access-based Lustre client persistent cache performance optimization method and system, relates to the high-performance computing storage technical field, and discloses the GPU direct access-based Lustre client persistent cache performance optimization method and system, which avoids the bottleneck of CPU as a data transfer station, reduces redundant memory copy operations, effectively solves the performance limitation problem caused by the fact that a GPU cannot directly access a storage device in the prior art, can reduce data transmission delay, improve system throughput, reduce CPU resource consumption, and fully exert the parallel processing capacity of the GPU.
Owner:SICHUAN HUACUNZHIGU TECH CO LTD

Conflict-free parallel radix sorting device, system and method

A conflict-free parallel radix sorting algorithm, and devices and systems implementing this algorithm, schedules memory copies of data elements of a large dataset so that there is always a single copy to each target memory each cycle of operation for the system implementing the algorithm. The conflict-free parallel radix sorting algorithm eliminates memory copying conflicts in copying data elements from different source memories to the same target memory and in this way maintains maximum throughput for the copying of data elements from source memories to target memories, reducing the time required to sort the data elements of the large dataset.
Owner:ACHRONIX SEMICONDUCTOR CORP

Optimization in data exchange over d2 interface

A messaging structure is provided that uses in O-RAN (Open Radio Access Network) architecture using the D2 interface for exchanging user data associated with User Equipment (UE) and Physical Uplink Control Channel (PUCCH) information across O-RAN Distributed Units (O-DUs) that can be exchanged over GTP / IP / UDP or over IP / UDP / Ethernet without generating excessive processing in the receiver DU by avoiding multiple memory copy in the system, and optimization of consumption of received Uplink Control Information (UCI) for a Secondary Cell (SCell).
Owner:MAVENIR SYST INC

VTCM equipment virtualization optimization method and system, terminal and medium

The invention discloses a vTCM equipment virtualization optimization method and system, a terminal and a medium, and relates to the technical field of trusted computing, and the technical scheme is characterized in that virtiovtcmdev virtual equipment is created in a Qemu module; a drive module composed of a virtio drive and a vtcmguest drive is deployed in a Guest kernel mode; a driving module composed of a vhost module and a vtcmhost module is deployed in a Host kernel mode; a multi-queue virtio channel is designed, each vTCM instance supports multiple independent virtio queues, independent interrupt vectors are bound, and remote attestation requests are processed in parallel through multiple queues. According to the method, the context switching and memory copying overhead in traditional virtualization can be reduced, and the concurrence bottleneck of Qemu user state serial simulation is broken through.
Owner:TIANFU JIANGXI LAB

Memory replication

The present disclosure relates to memory replication. Apparatuses, systems, and techniques for performing one or more memory replication operations via a single application programming interface are disclosed. In at least one embodiment, the memory copy operations are performed with a single set of boot and / or shutdown operations therebetween. In at least one embodiment, a processor includes one or more circuits to execute an application programming interface (API), the information is copied from the two or more first storage locations to the two or more second storage locations based, at least in part, on one or more parameters of the API indicating the two or more first storage locations and the two or more second storage locations.
Owner:NVIDIA CORP

Block device sharing system based on shared memory and virtual interruption and control method thereof

PendingCN122547531AEngineeringTerm memory
This invention provides a block device sharing system and its control method based on shared memory and virtual interrupts, comprising: a service virtual module, which responds to commands and data from a shared memory module to perform corresponding operations on an internal image file; and after completing the corresponding operations on the internal image file, sends a corresponding response and / or data to the shared memory module; a client virtual module, which registers block devices, converts requests from block devices into commands for the shared memory module, and sends them to the shared memory module; and a shared memory module, which is located between the service virtual module and the client virtual module and is data-connected to both the service virtual module and the client virtual module. By setting up a shared memory module, zero-copy high-efficiency transmission can be achieved, with commands and data directly exchanged within the shared memory module, avoiding multiple memory copies between virtual modules and significantly reducing CPU overhead and latency.
Owner:BEIJING YIHUI INFORMATION TECH CO LTD

Memory copy

Apparatuses, systems, and techniques to perform one or more memory copy operations via a single application programming interface. In at least one embodiment, said memory copy operations are performed with a single set of startup and / or shutdown operations between them. In at least one embodiment, processors comprising one or more circuits to perform an application programming interface (API) to cause information to be copied from two or more first storage locations to two or more second storage locations based, at least in part, on one or more parameters of the APIs to indicate the two or more first storage locations and the two or more second storage locations.
Owner:NVIDIA CORP

Event processing method and device for vehicle-mounted embedded device and readable storage medium

ActiveCN117714544BNetwork packetIn vehicle
The embodiment of the application provides a kind of event processing method, device and readable storage medium of vehicle embedded equipment, the method comprises the following steps: receiving network data packet sent by external network device;With external network device establishes network connection based on TCP protocol or UDP protocol, and in the memory of vehicle embedded equipment, it is applied to create the connection memory pool belonging to network connection;The first address of network data packet saved in receiving cache is stored in connection memory pool, and the application layer data of network data packet in receiving cache is submitted to application layer according to the first address in connection memory pool, and in the memory of vehicle embedded equipment, it is applied to create task memory pool;Parse network data packet to obtain each mark value in network data packet;According to each mark value and application layer data, execute corresponding event task.This embodiment greatly reduces the consumption of memory because there is no any redundant memory copy.
Owner:CHENGDU BOYN TIANFU SOFTWARE TECH CO LTD