Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

549results about "Error correction/detection using interleaving techniques" patented technology

Multi-user interleaved frequency-division multiplexing for block transmissions

A computer-implemented method for multi-user multiplexing for block transmissions by an electronic device includes generating a user signal that includes a number of first samples in the time domain. The number of first samples are generated based on a discrete-time baseband signal and a predetermined guard period. A discrete Fourier transform (DFT) operation is performed on the number of first samples to obtain a number of second samples in the frequency domain. An interleaving operation is performed on the number of second samples to obtain a number of third samples in the frequency domain. An inverse-DFT (IDFT) operation is performed on the number of third samples to obtain a number of fourth samples in the time domain. A time shifting is performed on the number of fourth samples to obtain a number of shifted fourth samples. A block transmission is sent using the number of shifted fourth samples.
Owner:HUAWEI TECH CO LTD

Cyclic redundancy check bit determining method and apparatus, and communication method and apparatus

A cyclic redundancy check bit determination method and system, the method including obtaining an information bit, determining, based on a first correspondence, that a check bit length is L, where L is a natural number, and where the first correspondence includes a correspondence among code length information of to-be-transmitted data including the information bit, length information of the information bit, and the check bit length, and determining a first check bit based on a first cyclic redundancy check (CRC) polynomial, where a length of the first check bit is the check bit length L, where a highest power of terms in the first CRC polynomial is Lmax, where Lmax is a positive integer, and where Lmax is greater than or equal to L.
Owner:HUAWEI TECH CO LTD

Power distribution network noise compensation to reduce data dependency jitter

A transmitter in an interface circuit includes a first retimer circuit configured to serialize data by interleaving even bits of the data and odd bits of the data into a first bitstream, a second retimer circuit configured to serialize the data by interleaving even bits of the data and inverted versions of the odd bits of the data into a second bitstream, and line driver circuits configured to transmit the first bitstream over a communication link.
Owner:QUALCOMM INC

Anti-attack interleaving method and device for communication information

The invention discloses an anti-attack interleaving method and device for communication information. The method comprises the following steps: acquiring an information sequence to be transmitted; performing statistical analysis processing on the to-be-transmitted information sequence to obtain a statistical information set; carrying out detection modeling processing on the communication channel of the information sequence to be transmitted to obtain channel dimension information; and performing interleaving parameter calculation processing on the statistical information set and the channel dimension information to obtain an interleaving parameter information set. According to the invention, the problems of anti-interference effect and influence on the security of the communication system caused by fixed parameters of the interleaving method in the current communication system are solved.
Owner:NAT UNIV OF DEFENSE TECH

Data processing method, data processing device and data transmission system

PendingCN119766254ACode conversionCyclic codes
At least one embodiment of the invention provides a data processing method, a data processing device and a data transmission system. The data processing method comprises the steps that coding operation is carried out based on original data to generate N independent error correction code words, each error correction code word in the N independent error correction code words comprises a data code and a check code, and N is an integer and is larger than or equal to 2; data codes and check codes included in the N independent error correction code words are interleaved to obtain interleaved data; and sending the interleaved data. According to the data processing method, the complexity of coding, decoding and error correction can be effectively reduced, the corresponding coding, decoding and error correction time is shortened, and the data transmission delay is reduced.
Owner:HYGON INFORMATION TECH CO LTD

Multiple application QR code

The present invention relates to a multiple application QR code capable of storing information of a plurality of applications in such a way that a respective information can be retrieved for each application in a reliable and time-efficient manner. The information is encoded into encoded data including at least a header and a respective data container per application. The header can comprise at least a single identifier indicating a presence of the plurality of applications and a respective application identifier per application. The encoded data are distributedly stored in a plurality of data pixels distributed over an encoding region of the QR code, according to an allocation rule. A QR code reader can retrieve the information stored in the QR code by only accessing and processing the data pixels associated with the respective application of interest and by using an error correction which is specific to this respective application.
Owner:KONINKLIJKE PHILIPS NV

Data processing method and apparatus

A data processing method and apparatus are disclosed, which may be applied to communication systems such as 5G systems and 6G systems. The method includes: obtaining an extended first codebook based on a second codebook by increasing a quantity of codewords or lengths of codewords, and performing first network coding or decoding based on the first codebook. Linear independence between codewords in the extended first codebook may be ensured as much as possible, so as to generate more valid redundant packets or check packets, thereby improving system reliability. Alternatively, flexible block lengths are supported, so as to perform efficient network coding or decoding on more original data packets, thereby improving system spectral efficiency. This application may be applied to an extended reality (XR) service or a low-delay service.
Owner:HUAWEI TECH CO LTD

Polar coding techniques for higher-order modulation schemes

Methods, systems, and devices for wireless communications are described. In some examples, a transmitting device, such as a user equipment (UE) or a network entity, may encode an information bit vector into multiple code blocks using a polar code partitioned into multiple sub-blocks having a same block length in accordance with a polar transformation associated with a modulation scheme. In some examples, each code block of the multiple code blocks may be encoded using a respective sub-block of the multiple sub-blocks. Additionally, the transmitting device may interleave respective bits of each code block of the multiple code blocks using a respective interleaver of multiple interleavers. As such, the transmitting device may transmit the respective interleaved bits of each code block of the multiple code blocks over a respective bit channel of multiple bit channels, where each bit channel of the multiple bit channels is associated with a respective reliability.
Owner:QUALCOMM INC

Dual-binary Turbo decoding method based on deep learning

The invention provides a dual-binary Turbo decoding method based on deep learning, and belongs to the technical field of wireless communication. Comprising the following steps: generating a binary random bit stream as original information, and generating a Turbo code sequence through two recursive system convolutional code component encoders; pre-processing the Turbo code sequence, and inputting the pre-processed Turbo code sequence into a bidirectional PNN model for processing to obtain an output feature vector; based on the output feature vector, standardization is carried out through a batch normalization layer, and a decoding result probability value is output by using a full connection layer and a Sigmoid activation function; and on the basis of the decoding result probability value, a Max-Log-MAP algorithm is cascaded with a component decoder of the bidirectional RNN to obtain a decoding result.
Owner:NORTHERN ELECTRIC TECHNOLOGY (SHANDONG) ELECTRONIC ENGINEERING CO LTD

Data Transmission Apparatus

A data transmission apparatus includes z physical coding sublayer (PCS) lanes and z convolutional interleaving modules, where one convolutional interleaving module corresponds to one PCS lane. The convolutional interleaving module includes x levels of cascaded convolutional interleavers, where x is an integer greater than 1, and z is a positive integer. The PCS lane is configured to receive a first data stream from a PCS, where one first data stream corresponds to one PCS lane. The convolutional interleaving module is configured to perform interleaving processing on a first data stream from a corresponding PCS lane, to obtain a second data stream, where an interleaving depth of the second data stream is related to a quantity of input bits of an inner-code encoder. The cascaded interleavers enables a quantity of levels of the cascaded interleavers to be flexibly selected.
Owner:HUAWEI TECH CO LTD

Data processing method and apparatus

Provided in the embodiments of the present application are a data processing method and apparatus. The method comprises: a first communication apparatus acquiring decoding capability information of a second communication apparatus; performing segmentation processing on first information bits on the basis of the decoding capability information of the second communication apparatus, so as to obtain segmented information bits; performing encoding processing on the segmented information bits, so as to obtain codeword bits; and outputting the codeword bits. In the method, a first communication apparatus performs segmentation processing on first information bits on the basis of decoding capability information of a second communication apparatus, and then encodes same and outputs same to the second communication apparatus, thus ensuring the decoding performance of the second communication apparatus.
Owner:HUAWEI TECH CO LTD

Method, system, and apparatus for a segmented polarization-adjusted convolutional (PAC) code

A codeword is generated based on a segmentation transform and a Polarization-Assisted Convolutional (PAC) code that includes an outer convolutional code and a polar code, and based on separate encoding of respective different segments of convolutionally encoded input bits according to the polar code. Each segment of the respective segments includes multiple bits of the convolutionally encoded input bits for which the separate encoding of the segment is independent of the separate encoding of other segments. Separate decoding may be applied to segments of such a codeword to decode convolutionally encoded input bits corresponding to the separately encoded segments of the convolutionally encoded input bits.
Owner:HUAWEI TECH CO LTD

FFT processor, FFT computing method, system on chip, integrated circuit, and sensor

Disclosed herein are an FFT processor, an FFT computing method, a radar signal processing system-on-chip, an integrated circuit, and an electromagnetic wave sensor. The FFT processor comprises two cascaded FFT kernels, and the FFT processor has at least two operating modes among a large-point-number FFT mode, a pipeline mode and an independent parallel mode, wherein when the FFT processor is in the large-point-number FFT mode, the two FFT kernels are configured to decompose FFT of N points into two instances of FFT; when the FFT processor is in the pipeline mode, the former FFT kernel of the two cascaded FFT kernels is configured to perform distance FFT, and the latter FFT kernel of the two cascaded FFT kernels is configured to perform Doppler FFT; and when the FFT processor is in the independent parallel mode, the two FFT kernels are configured to independently process data of different channels in parallel.
Owner:CALTERAH SEMICON TECH (SHANGHAI) CO LTD

Polar coding systems, procedures, and signaling

Systems, methods, and instrumentalities are disclosed for interleaving coded bits. A wireless transmit / receive unit (WTRU) may generate a plurality of polar encoded bits using polar encoding. The WTRU may divide the plurality of polar encoded bits into sub-blocks of equal size in a sequential manner. The WTRU may apply sub-block wise interleaving to the sub-blocks using an interleaver pattern. The sub-blocks associated with a subset of the sub-blocks may be interleaved, and sub-blocks associated with another subset of the sub-blocks may not be interleaved. The sub-block wise interleaving may include applying interleaving across the sub-blocks without interleaving bits associated with each of the sub-blocks. The WTRU may concatenate bits from each of the interleaved sub-blocks to generate interleaved bits, and store the interleaved bits associated with the interleaved sub-blocks in a circular buffer. The WTRU may select a plurality of bits for transmission from the interleaved bits.
Owner:INTERDIGITAL PATENT HOLDINGS INC

Delayed snoop for improved multi-process false sharing parallel thread performance

Techniques for maintaining cache coherency comprising storing data blocks associated with a main process in a cache line of a main cache memory, storing a first local copy of the data blocks in a first local cache memory of a first processor, storing a second local copy of the set of data blocks in a second local cache memory of a second processor executing a first child process of the main process to generate first output data, writing the first output data to the first data block of the first local copy as a write through, writing the first output data to the first data block of the main cache memory as a part of the write through, transmitting an invalidate request to the second local cache memory, marking the second local copy of the set of data blocks as delayed, and transmitting an acknowledgment to the invalidate request.
Owner:TEXAS INSTRUMENTS INC

Mixing coefficient data for processing mode selection

Examples described herein include systems and methods which include wireless devices and systems with examples of mixing input data delayed versions of at least a portion of the respective processing results with coefficient data specific to a processing mode selection. For example, a computing system with processing units may mix the input data delayed versions of respective outputs of various layers of multiplication / accumulation processing units (MAC units) for a transmission in a radio frequency (RF) wireless domain with the coefficient data to generate output data that is representative of the transmission being processed according to a wireless processing mode selection. In another example, such mixing input data with delayed versions of processing results may be to receive and process noisy wireless input data. Examples of systems and methods described herein may facilitate the processing of data for 5G wireless communications in a power-efficient and time-efficient manner.
Owner:MICRON TECHNOLOGY INC

An Error Correction Method and System for FPGA

The present invention discloses an error correction method and system for FPGA, which relates to the technical field of data encoding and decoding, and includes: generating Galois field elements based on the received symbol vector and the primitive polynomial, and calculating the syndrome polynomial through 8-symbol parallel processing; calculating the coefficients of the error location polynomial through the BM iterative algorithm based on the syndrome polynomial; calculating the error location by parallel substituting 10 Galois field elements through the Chien search method based on the error location polynomial; establishing the evaluation polynomial and the error pattern calculation formula, and performing polynomial division calculation through the derivative of the error location polynomial to obtain the error pattern; performing error code judgment based on the error location and the error pattern, and correcting the error symbol through the XOR operation in the Galois field to obtain the updated symbol vector. The present application adopts a parallel pipeline design structure, which enables the FPGA to automatically and real-time correct the received error module data without retransmission, effectively improving the real-time performance and reliability of error correction.
Owner:SHENZHEN DOTHINKEY TECH

Bit error rate reduction method for reconfigured GPS CNAV-2 navigation message

PCT designated stage expiredWO2025136256A1Error preventionCode conversion
The invention relates to a bit error rate reduction method for reconfigured GPS CNAV-2 navigation message, by using the ORC-POLAR channel coding method instead of BCH and LDPC as the channel coding method to capture and correct errors caused by ambient noise.
Owner:ESKISEHIR TEKNIK UNIVERSITESI

Coded modulation in communications

Disclosed is a method comprising, by a transmitter apparatus, partitioning (901) an input data stream to obtain a bit stream X1 and a bit stream X2; subjecting (902) the bit stream X2 to encoding by LDPC encoders, to obtain X2 parity bits, and X2 information bits; applying (903) SPC encoding to the X2 parity bits, together with the bit stream X1, to obtain sign bits, wherein the bit stream X1 is used as padding bits; subjecting (904) the sign bits, the padding bits, and the X2 information bits, to an interleaver operation to obtain an interleaver output; subjecting (905) the interleaver output to Gray mapping to form multiple consecutive quadratic amplitude modulation, QAM, symbols; modulating (905) the QAM symbols by quadratic amplitude modulation to obtain a modulated data stream; and transmitting (906) the modulated data stream via a radio access network or optical fibre communication network.
Owner:NOKIA SOLUTIONS & NETWORKS OY

Block interleaving method, de-interleaving method, block interleaver and de-interleaver

The invention discloses a block interleaving method, a de-interleaving method, a block interleaver and a de-interleaver, and the interleaving method comprises the steps: writing a first data sequence into the interleaver according to a sequence, and obtaining a first matrix; performing transformation processing on the first matrix to obtain a second matrix; finally, the second matrix is read out according to the sequence, a second data sequence is obtained, the large minimum interleaving depth can be achieved, deep fading and periodic fading on the frequency domain can be effectively resisted, and therefore the fault tolerance performance of the system is improved.
Owner:SHANGHAI JIAOTONG UNIV

Coding and decoding method based on RS-convolutional code cascading in FSO system

The invention provides a cascade coding and decoding method based on RS-convolutional codes in an FSO system. Belongs to the technical field of atmospheric laser communication. The method comprises the following steps of: firstly, inputting a source data sequence into a sparse code encoder for blocking and RS (Reed-Solomon) coding to generate an RS code word containing error correction redundancy; and then, the RS code words are rearranged by using an interleaving technology, so that the occurrence of continuous errors is reduced. And then, after the interleaved RS code words are subjected to parallel-serial conversion, the RS code words are input into a dynamically-adjusted convolutional encoder, encoding parameters are dynamically adjusted according to the current communication environment, and a redundancy-enhanced encoding sequence is generated. After signals are sent and received, the interleaved RS code words are recovered through iterative decoding, and finally, the RS decoder corrects symbol errors and recovers source data by using dynamically adjusted decoding parameters. In the whole process, data transmission in the FSO system is realized through an RS-convolutional code cascade coding and decoding method, and the reliability and accuracy of data transmission are improved.
Owner:CHANGCHUN UNIV OF SCI & TECH

Methods and apparatus for error correction coding integrated with transmission diversity

The disclosure relates to a 5G or 6G communication system for supporting a higher data transmission rate. The present disclosure discloses a method and an apparatus for error correction coding in a communication system, more specifically, to error correction coding integrated with transmission diversity.
Owner:POLARAN HABERLESME TEKNOLOJILERI ANONIM SIRKETI

Methods, systems, and apparatus for encoded bit reduction in polar coding

Polar codes for wireless communications are constructed to adapt to channel conditions. Input bits are encoded by a polar code to obtain a number of encoded bits, and a reduced number of the encoded bits are decoded to obtain decoded input bits. The polar code provides or includes bit indices for bit values, and the bit indices include a first set of bit indices for values of the input bits and a second set of bit indices for a predetermined bit value. Encoded bits in a subset, which includes fewer than all of the encoded bits and is for reducing the number of the encoded bits, are interleaved.
Owner:HUAWEI TECH CO LTD

Power-imbalanced multi-level decoding method and system for sparse code multiple access

A power-imbalanced multi-level decoding method for sparse code multiple access includes: encoded bits of all users are mapped to multi-dimensional sparse codewords through predetermined codebooks; a factor graph matrix is constructed using the predetermined codebooks, all users are classified according to the factor graph matrix under predetermined constraints to determine Z levels; based on a predetermined total transmission power, a progressive multi-level power optimization algorithm is employed to perform power-imbalanced allocation for all users according to the Z levels, thereby determining a locally optimal power vector; transmission signals corresponding to the multi-dimensional sparse codewords are transmitted according to the locally optimal power vector; SCMA detection and power-oriented decoding are sequentially performed for users each level, and outputs decoded bit sequences for the L levels.
Owner:GUANGDONG UNIV OF TECH

An interleaving and deinterleaving method suitable for Turbo decoding of 4G 802.16m protocol

An interleaving and deinterleaving method suitable for Turbo decoding of 4G 802.16m protocol, aiming at 39 groups of Turbo interleaving parameters supported by 4G 802.16m protocol, the method uses grouped interleaving initial address table Itab_init and fixed interleaving step Istep at each level to realize simplified calculation of interleaving address; uses grouped deinterleaving initial address table Dtab_init and fixed deinterleaving step Dstep at each level to realize simplified calculation of deinterleaving address; uses the mapping relationship between interleaving and deinterleaving to process the interleaver and deinterleaver of Turbo iterative decoding and replace the deinterleaving table and interleaving table between iteration of component decoders. The present application reduces the calculation complexity based on the simplified Turbo decoding interleaving and deinterleaving calculation method, and replaces the interleaving and deinterleaving tables between two component encoders to realize parallel processing of interleaving and deinterleaving processing and Turbo component decoder external information calculation, which reduces the interleaving and deinterleaving delay to equivalent only one processing time slot, is irrelevant to interleaving depth, and improves the decoding rate of Turbo decoding.
Owner:深圳市力合微电子股份有限公司

Data processing method and apparatus

A data processing method and apparatus are disclosed, which may be applied to communication systems such as 5G and 6G. The method includes: obtaining an extended first codebook based on a second codebook by increasing a quantity of codewords or lengths of codewords, and performing first network coding or decoding based on the first codebook. Linear independence between codewords in the extended first codebook may be ensured as much as possible, so as to generate more valid redundant packets or check packets, thereby improving system reliability. Alternatively, flexible block lengths are supported, so as to perform efficient network coding or decoding on more original data packets, thereby improving system spectral efficiency. This application may be applied to an extended reality XR service or another low-delay service.
Owner:HUAWEI TECH CO LTD

Neural network-assisted generation of interleaver in wireless communication system

The present disclosure relates to a technical solution that improves the reliability of communications over a wireless communication channel by replacing a conventional interleaver (e.g., random interleaver) with a Neural Network (NN)-generated interleaver. For this purpose, a well-trained NN is used, which is configured to receive a UE connection status and a channel status as input data and outputs the interleaver in the form of an orthogonal binary matrix. The NN is shared by a UE and a network node. The network node may use the interleaver to interleave a set of bits in a downlink control message before the downlink control message is encoded, e.g., with an error correcting code, such as a polar code. The UE may generate and transpose the interleaver to obtain a deinterleaver to be applied to the downlink control message after its decoding (e.g., polar decoding).
Owner:NOKIA SOLUTIONS & NETWORKS OY

Techniques for parallel polar code decoding using a permutation matrix

Various aspects of the present disclosure relate to receiving (1502) a polar codeword comprising a set of bits and generating (1504) a permuted vector based at least in part on the polar codeword and a permutation matrix. Aspects of the disclosure may relate to determining (1506) a plurality of polar subcodes based on the permuted vector, and identifying (1508), for each polar subcode of the plurality of polar subcodes, a set of kernels, where each kernel of the set of kernels is associated with a bit pattern of a set of one or more bit patterns. Aspects of the disclosure may relate to decoding (1510) the plurality of polar subcodes using a plurality of parallel polar code component decoders, where each parallel polar code component decoder includes one or more fast decode modules to decode a corresponding kernel of the set of kernels.
Owner:LENOVO (SINGAPORE) PTE LTD