Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

82 results about "Program fragment" patented technology

Process for rewriting executable content on a network server or desktop machine in order to enforce site specific properties

A program or program snippet is rewritten to conform to site-specific properties prior to being executed by a target host. The program or program snippet directed to a target host from a known or unknown source is either intercepted by a server before reaching the target host or can be redirected from the target host to the server to effect its rewriting. The program is parsed in its external representation, converting it to an internal representation that is inspected and analyzed with reference to a site-specific properties database. A summary of the program's properties is then compared to the site-specific properties database by a binary rewriting engine, which produces a rewritten program in an internal representation. If appropriate, the program or program snippet is rewritten to convert it to a format suitable for execution on the target host. Furthermore, certifications may be added to the rewritten program to mark that the rewritten program obeys site-specific constraints. The rewriting service thus produces a program in an appropriate target representation that conforms to site-specific properties. These properties may relate to security, auditing, optimization, monitoring, threading, and/or management of the rewritten program.
Owner:UNIV OF WASHINGTON

Parallel processing computer

There is provided a parallel processing computer for executing a plurality of threads concurrently and in parallel. The computer includes: a thread activation controller for determining whether or not each of threads, which are exclusively executable program fragments, is ready-to-run, to put the thread determined ready-to-run into a ready thread queue as ready-to-run thread; and a thread execution controller having a pre-load unit, an EU allocation and trigger unit, a plurality of thread execution units and a plurality of register files including a plurality of registers, and the pre-load unit, prior to when each ready-to-run thread in the ready thread queue is executed, allocates a free register file of the plurality of register files to the each ready-to-run thread, to load initial data for the each ready-to-run thread into the allocated register file, and the EU allocation and trigger unit, when there is a thread execution unit in idle state of the plurality of thread execution unit, retrieves ready-to-run thread from the top of the ready thread queue, and to allocate the retrieved ready-to-run thread to the thread execution unit in idle state, and to couple the register file loaded the initial data for the ready-to-run thread with the allocated thread execution unit in idle state, and to trigger the ready-to-run thread. The plurality of thread execution units execute the triggered threads concurrently in parallel.
Owner:KYUSHU UNIV

Parallel processing computer

There is provided a parallel processing computer for executing a plurality of threads concurrently and in parallel. The computer includes: a thread activation controller for determining whether or not each of threads, which are exclusively executable program fragments, is ready-to-run, to put the thread determined ready-to-run into a ready thread queue as ready-to-run thread; and a thread execution controller having a pre-load unit, an EU allocation and trigger unit, a plurality of thread execution units and a plurality of register files including a plurality of registers, and the pre-load unit, prior to when each ready-to-run thread in the ready thread queue is executed, allocates a free register file of the plurality of register files to the each ready-to-run thread, to load initial data for the each ready-to-run thread into the allocated register file, and the EU allocation and trigger unit, when there is a thread execution unit in idle state of the plurality of thread execution unit, retrieves ready-to-run thread from the top of the ready thread queue, and to allocate the retrieved ready-to-run thread to the thread execution unit in idle state, and to couple the register file loaded the initial data for the ready-to-run thread with the allocated thread execution unit in idle state, and to trigger the ready-to-run thread. The plurality of thread execution units execute the triggered threads concurrently in parallel.
Owner:KYUSHU UNIV

Two-step cluster software load feature extraction method based on SOM and K-means

ActiveCN105654120AEffectively describe essential differencesMake up for being too sensitive to the initial pointHardware monitoringCharacter and pattern recognitionLocal optimumCluster algorithm
The invention discloses a two-step cluster software load feature extraction method based on SOM and K-means. The method comprises the following steps that (1) load features are extracted from a dynamic instruction stream in the software performing process: firstly the software performing process is divided into multiple fragments, then statistics of the feature parameters of each program fragment is performed, and each software outputs multiple sets of feature parameters so as to form a matrix formed by the multi-dimensional feature parameters; (2) typical program fragments are extracted from the feature parameter matrix: feature fragment clusters with different software load features are found from multiple program fragments by utilizing an SOM clustering algorithm, and then the fragment capable of most representing the features of the cluster is found from the feature fragment clusters of the same type by utilizing a K-means clustering algorithm. According to the method, the defects that SOM convergence time is excessively long and the K-means algorithm is excessively sensitive to an initial point and liable to fall into the locally optimal solution can be compensated simultaneously.
Owner:RES INST OF SOUTHEAST UNIV IN SUZHOU

System and method for certifying cell phone number on basis of CN39 code

The invention provides a system and method for certifying a cell phone number on the basis of a CN39 code. The system comprises a cell phone control unit, a communication base station control unit, a communication base station program fragment processing unit, a communication base station certification unit, a communication base station data processing unit and a visited person cell phone control unit. The method comprises the steps that a visitor cell phone emits a visiting signal to generate a first group of data; the cell phone control unit generates a second group of data; the cell phone control unit generates a third group of data; the cell phone control unit transmits the CN39 code and a visited person cell phone number to a communication base station; the program fragment processing unit of the communication base station processes the signal, and the certification unit of the communication base station decrypts the three groups of data and transmits the decrypted data to the data processing unit if the decrypted data passes verification; and the data processing unit of the communication base station converts the CN39 code into an original visitor cell phone number, generates a transmission permission signal and outputs a visiting signal to the visited person cell phone number; and the visited person cell phone control unit conducts decryption computation and gives a prompt if a decryption result returns to zero.
Owner:于志
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products