Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

293 results about "CPU socket" patented technology

In computer hardware, a CPU socket or CPU slot contains one or more mechanical components providing mechanical and electrical connections between a microprocessor and a printed circuit board (PCB). This allows for placing and replacing the central processing unit (CPU) without soldering.

NVMM: An Extremely Large, Logically Unified, Sequentially Consistent Main-Memory System

Embodiments of both a non-volatile main memory (NVMM) single node and a multi-node computing system are disclosed. One embodiment of the NVMM single node system has a cache subsystem composed of all DRAM, a large main memory subsystem of all NAND flash, and provides different address-mapping policies for each software application. The NVMM memory controller provides high, sustained bandwidths for client processor requests, by managing the DRAM cache as a large, highly banked system with multiple ranks and multiple DRAM channels, and large cache blocks to accommodate large NAND flash pages. Multi-node systems organize the NVMM single nodes in a large inter-connected cache/flash main memory low-latency network. The entire interconnected flash system exports a single address space to the client processors and, like a unified cache, the flash system is shared in a way that can be divided unevenly among its client processors: client processors that need more memory resources receive it at the expense of processors that need less storage. Multi-node systems have numerous configurations, from board-area networks, to multi-board networks, and all nodes are connected in various Moore graph topologies. Overall, the disclosed memory architecture dissipates less power per GB than traditional DRAM architectures, uses an extremely large solid-state capacity of a terabyte or more of main memory per CPU socket, with a cost-per-bit approaching that of NAND flash memory, and performance approaching that of an all DRAM system.
Owner:JACOB BRUCE LEDLEY

Method and device for realizing OTG based on USB socket

The invention discloses a method and a device for realizing OTG based on a UBS socket. The device comprises a first channel, an overvoltage detection circuit, a second channel, an automatic master-slave switching circuit and a slave state holding circuit, wherein the first channel is used for supplying electricity to external equipment; the overvoltage detection circuit is used for detecting the voltage state on the channel of the external equipment; the second channel is used for controlling state switching according to a received detection result sent by the overvoltage detection circuit and outputting corresponding signals to a processor; the automatic master-slave switching circuit controls the processor which is connected with the automatic master-slave switching circuit to switch to the slave state according to the slave state signal, and cuts off the first channel for supplying the electricity to the external equipment through the processor, or controls the processor which is connected with the automatic master-slave switching circuit to switch to the master state according to the master state signal; and the slave state holding circuit enables the second channel to keep on state according to the slave state signal of the processor. By successfully adopting effective combination of a passive device and a voltage standard, the method and the device realize the automatic switching of an ID state and effectively avoid the phenomenon that similar states collide.
Owner:ZTE CORP

Connection test method and device of motherboard CPU (Central Processing Unit) slot based on boundary scan

The invention provides a connection test method of a motherboard CPU (Central Processing Unit) slot based on boundary scan, which comprises the following steps of analyzing a to-be-tested motherboard schematic diagram and a boundary scan description language file of a motherboard CPU, a virtual DIMM (dual In-line memory module) jig and a virtual PCIE jig, and extracting scan chain information of the to-be-tested motherboard; extracting scan unit information corresponding to a to-be-tested motherboard CPU slot connecting line; a to-be-tested motherboard CPU, the virtual DIMM jig and the virtual PCIE jig are controlled on a test control motherboard through a TAP controller to enter a boundary scan mode; running multiple types of boundary scan child tests, and collecting and analyzing a responding result; judging whether the to-be-tested motherboard is fault or not and locating the fault position according to the responding result. According to a connection test device and the method, a CPU signal transfer jig is no need to be designed and manufactured, although the virtual DIMM jig and the virtual PCIE jig are needed to be used, the design and the manufacturing process are both simple. Outage for switching hardware in the testing process is not needed. Once the inserting connection of the hardware is finished, all tests can be completed at one time.
Owner:INVENTEC PUDONG TECH CORPOARTION +2
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products