Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

31results about How to "Reduce compilation times" patented technology

Computer system and method for sharing a job with other computers on a computer network using IP multicast

A computer system on a network uses IP multicast to recruit other computer stems to share in the processing of a job. If a computer system on the network wants to be available to process shared jobs, it first registers for job sharing by invoking an IP multicast router at a particular IP address. All messages sent to the IP multicast router are broadcast to all computer systems that are registered with the router. When a computer system has ajob to share, it recruits other computer systems to help process the job by sending a message to the IP multicast router that corresponds to a request to share the job. The candidate computer systems that receive the recruiter's broadcast determine if they can share the job according to one or more job sharing parameters. These parameters may relate to the job itself, network performance, security, or other criteria for sharing. If a computer system meets the parameters for taking on the particular job, it responds to the recruiter. If the recruiter still needs help (e.g., if not enough candidate systems have responded yet), the recruiter grants the response and delivers the job to the computer system. The computer system then performs the job (or task) and returns the results to the recruiter.
Owner:INT BUSINESS MASCH CORP +1

Unit test system and method for automatic generating stub and driving function

The invention discloses a software automatic test system and the method of automatically production variable control function, the pile function, the driving function. This method scans source program on test condition,and obtains this source program the information structure, and saves the information for XML document; as well as, based on the XML document information, automatically produce variable control function, the pile function, the driving function; the test control module controls the test program on test condition. The method can improve the software element testing efficiency.
Owner:BEIJING YUANXIN SCI & TECH

Video game development system and method thereof

The invention relates to the field of video games and discloses a video game development system and a method of the video game development system. The number of compilations for a computer to compile video game executable program and the total calculation quantity of the computer are greatly reduced, the planning and artistic design principle can be more perfectly recovered, the game development period is shortened, and the development cost is reduced. The system comprises a file generating tool, a code automatic generator, a code developing tool, a compiler and a trigger editor, wherein the file generating tool is used for recording various events, conditions and behaviors needed to be used in the video games into a definition file; the code automatic generator is used for generating a framework code according to the definition file and an engine code base; the code developing tool is used for realizing various events, conditions and behaviors through concrete codes according to realization interfaces in the framework code, the compiler is used for compiling codes realized by the code developing tool into game programs; and the trigger editor is used for editing and storing a trigger combined by specified events, specified conditions and specified behaviors, and the trigger is used for the reading and the execution during the game program running.
Owner:SHANGHAI FANGCUN INFORMATION TECH

Computer system and method for sharing a job with other computers on a computer network using IP multicast

A computer system on a network uses IP multicast to recruit other computer systems to share in the processing of a job. If a computer system on the network wants to be available to process shared jobs, it first registers for job sharing by invoking an IP multicast router at a particular IP address. All messages sent to the IP multicast router are broadcast to all computer systems that are registered with the router. When a computer system has a job to share, it recruits other computer systems to help process the job by sending a message to the IP multicast router that corresponds to a request to share the job. The candidate computer systems that receive the recruiter's broadcast determine if they can share the job according to one or more job sharing parameters. These parameters may relate to the job itself, network performance, security, or other criteria for sharing. If a computer system meets the parameters for taking on the particular job, it responds to the recruiter. If the recruiter still needs help (e.g., if not enough candidate systems have responded yet), the recruiter grants the response and delivers the job to the computer system. The computer system then performs the job (or task) and returns the results to the recruiter.
Owner:IBM CORP

Device for implementing general use pile function in unit test and implementing method thereof

A device and an implementation method thereof used to realize the general stub function. The device comprises a module under test which is used to store the function to be tested; a withdrawn module used to analyze the function to be tested of the module under test, so as to obtain the information concerning the function to be tested; a symbol table module used to store the information of the function to be tested; a buffer module used to store the parameter information which is demanded for realizing the stub function. The general stub function module can obtain the parameter information from the buffer module; the parameter information is demanded by the stub function; the relevant warehouse and the register shall be arranged and the stub function shall be realized. The driving function module can drive the function to be tested in the module under test and the function to be tested can be jumped to the general stub function module as the function is used. The device reduces the workload as editing the stub function in the process of the unit test. Also, the realization can be easily made. Therefore, the realization of the general stub function can be achieved in various operating systems and editing conditions.
Owner:ZTE CORP

Evaluating Software Programming Skills

Disclosed herein is a method and system for evaluating the software programming skills of a candidate. A plurality of question compendia comprising a problem description, a set of evaluation test cases, and a skeleton code, is rendered based on the logical and technical levels of the candidate. The solution code created by the candidate is then transferred to a server for compilation and execution. The solution code is evaluated by examining the solution code for solution accuracy to the constructed problem, analyzing the solution code for code compliance with predefined coding conventions and standards, ascertaining memory utilization of the solution code and examining the exception handling capabilities of the solution code. The candidate is then provided with a consolidated ranking generated from scores allotted to the candidate during the evaluation of the solution code.
Owner:NCE TECH INC

Method and apparatus for efficient multiple-pattern based matching and transformation of intermediate language expression trees

A computer implemented method, system and computer program product for efficient multiple-pattern based matching and transformation of intermediate language expression trees in a compiler. Such an approach includes three constructs of pattern matchers namely a registry, a mapped registry and a registry instance for constructing multiple patterns and for enabling a matching and transformation process. These constructs narrow the number of relevant patterns applied against input expressions without repeatedly implementing an algorithm and also significantly reduce memory footprint and compilation time.
Owner:IBM CORP

Compiling source code

The invention provides a compiler for compiling source code files to generate corresponding object code files, the source code files including a first source code file and a second source code file, the first source code file having an initial occurrence of a unit of source code, and the second source code file having a subsequent occurrence of the unit of source code, the compiler including means for compiling the first source code file to generate the first object code file having a first unit of object code representing the initial occurrence of the unit of source code, and means for compiling the second source code file to generate the second object code file having a pointer to the first unit of object code, whereby the pointer supplants a second unit of object code representing the subsequent occurrence of the unit of source code.
Owner:IBM CORP

System and method for debugging multiple field-programmable gate arrays

ActiveCN104536867AFewer pinsImprove fault trackingFunctional testingTransceiverTime delays
The invention provides a system and a method for debugging multiple field-programmable gate arrays (FPGAs). The method comprises the following steps: selecting and grouping to-be-tested signals according to a clock domain by virtue of a signal selection and transmission module for instantiating each to-be-tested FPGA, and configuring a high-speed serial transceiver bus port of signal transmission; performing logic synthesis and location wiring on the design logic of the to-be-tested FPGAs and the signal selection and transmission module together; finding displacement information aligned with all channels according to the longest time delay in high-speed serial bus channels of all the to-be-tested FPGAs by using a special tested FPGA in a channel alignment operating mode selected by a debugging host; and selecting a to-be-tested signal group of the to-be-tested FPGA by the debugging host, and configuring the channel time delay value by using frequency information of the to-be-tested signal group. According to the system and the method disclosed by the invention, the cross-FPGA chip signal is observed and captured by using a special tested FPGA, and the fault tracing and positioning efficiency of a debugging system is improved.
Owner:INSPUR BEIJING ELECTRONICS INFORMATION IND

Continuous integration method, and continuous integration method and system based on distributed compiling

The invention provides a continuous integration method and a continuous integration method and system based on distributed compiling. The continuous integration method comprises the steps of obtainingupdate codes regularly, and performing static code inspection on the update codes through a static code inspection tool; translating the successfully checked update code through a preset execution script to obtain to-be-compiled files for different system platforms; compiling the to-be-compiled files of different system platforms to obtain corresponding compiling results; respectively packaging the executable files in the compiling result according to different system platforms, and uploading the packaged executable files to a specified server. By adopting the continuous integration scheme provided by the embodiment of the invention, relatively tedious program updating work can be automatically completed for different system platforms, so that the labor cost is greatly saved.
Owner:BEIJING PERFECT WORLD SOFTWARE TECH DEV CO LTD

Compiler Option Consistency Checking During Incremental Hardware Design Language Compilation

Method, system, and program product for processing hardware design language code to facilitate reuse of compiled code units including options and option values in compiled code units. The method includes the steps of grouping options and option values to determine if code controlled by them will be reused; and determining options and option values that would permit and prevent reuse of compiled code units.
Owner:IBM CORP

System and method for realizing multi-chip field programmable gate array debugging

The invention provides a system and a method for debugging multiple field-programmable gate arrays (FPGAs). The method comprises the following steps: selecting and grouping to-be-tested signals according to a clock domain by virtue of a signal selection and transmission module for instantiating each to-be-tested FPGA, and configuring a high-speed serial transceiver bus port of signal transmission; performing logic synthesis and location wiring on the design logic of the to-be-tested FPGAs and the signal selection and transmission module together; finding displacement information aligned with all channels according to the longest time delay in high-speed serial bus channels of all the to-be-tested FPGAs by using a special tested FPGA in a channel alignment operating mode selected by a debugging host; and selecting a to-be-tested signal group of the to-be-tested FPGA by the debugging host, and configuring the channel time delay value by using frequency information of the to-be-tested signal group. According to the system and the method disclosed by the invention, the cross-FPGA chip signal is observed and captured by using a special tested FPGA, and the fault tracing and positioning efficiency of a debugging system is improved.
Owner:INSPUR BEIJING ELECTRONICS INFORMATION IND

Method and apparatus for efficient multiple-pattern based matching and transformation of intermediate language expression trees

A computer implemented method, system and computer program product for efficient multiple-pattern based matching and transformation of intermediate language expression trees in a compiler. Such an approach includes three constructs of pattern matchers namely a registry, a mapped registry and a registry instance for constructing multiple patterns and for enabling a matching and transformation process. These constructs narrow the number of relevant patterns applied against input expressions without repeatedly implementing an algorithm and also significantly reduce memory footprint and compilation time.
Owner:IBM CORP

Video game development system and method thereof

The invention relates to the field of video games and discloses a video game development system and a method of the video game development system. The number of compilations for a computer to compile video game executable program and the total calculation quantity of the computer are greatly reduced, the planning and artistic design principle can be more perfectly recovered, the game development period is shortened, and the development cost is reduced. The system comprises a file generating tool, a code automatic generator, a code developing tool, a compiler and a trigger editor, wherein the file generating tool is used for recording various events, conditions and behaviors needed to be used in the video games into a definition file; the code automatic generator is used for generating a framework code according to the definition file and an engine code base; the code developing tool is used for realizing various events, conditions and behaviors through concrete codes according to realization interfaces in the framework code, the compiler is used for compiling codes realized by the code developing tool into game programs; and the trigger editor is used for editing and storing a trigger combined by specified events, specified conditions and specified behaviors, and the trigger is used for the reading and the execution during the game program running.
Owner:SHANGHAI FANGCUN INFORMATION TECH

Security financing application software testing method and device, terminal and storage medium

The invention discloses a securities financing application software testing method and device, a terminal and a storage medium, and the method comprises the steps: firstly obtaining a testing demand input by the securities financing application software, and determining a current function module corresponding to the testing demand; obtaining each function scene unit and a connection between the function scene units from the current function module, and selecting a target function scene unit from the function scene units according to a test demand; combining the target function scene units according to the relation among the function scene units to generate an action execution instruction; Traversing the storage process corresponding to the current function module to obtain a target storageprocess matched with the action execution instruction; The target storage process is called to test the securities financing application software, and the storage process can be repeatedly called totest when the large-scale project software such as the securities financing application software is tested, so that the compiling frequency is reduced, and the workload of a tester can be reduced.
Owner:ONE CONNECT SMART TECH CO LTD SHENZHEN

Compiling method, compiling device, electronic device, storage medium and program product

The disclosure provides a compiling method, a compiling device, an electronic device, a storage medium and a program product, which can be used in the fields of source file compilation and deep learning. The method includes: obtaining a source file collection, the source file collection includes at least one type of source file; obtaining a directory collection of an object collection associated with the source file collection; for the first directory in the directory collection, based on the first directory includes the same A first set of objects associated with the first type of source files, combining the source files associated with the first set of objects into a first subset of source files; and compiling the first subset of source files as a whole. By using the above method, the compilation efficiency can be effectively improved and the compilation time can be reduced by reducing the number of compilations for the source files, thereby improving user experience.
Owner:BEIJING BAIDU NETCOM SCI & TECH CO LTD

A debugging system of fpga parameters based on hardware-in-the-loop simulation

An FPGA parameter debugging system based on hardware-in-the-loop simulation, which can perform adaptive matching for the real channel changes in the whole process of aircraft flight; use the link planning based on scene simulation to form channel simulation results; form real channel signals through channel simulators and transmit them to Signal receiving processor; and then through the intelligent controller to realize online debugging of FPGA loop parameters. The method can effectively realize the online optimization of FPGA loop parameters, so as to shorten the design and debugging time of the signal processing part.
Owner:SPACE STAR TECH CO LTD

Unit test system and method thereof

The utility model discloses a unit test system and a method thereof. The system comprises a unit to be tested (105), a buffer unit (102), a general driver element (101), a testing control unit (106), an information extraction unit (103). The utility model can effectively improve the efficiency and the quality of the unit test as well as decrease the labor cost. Meanwhile, the test case can be revised and re-used continuously, so as to greatly reduce the duplication of labor.
Owner:SHANGHAI MUNICIPAL ELECTRIC POWER CO

Code compiling duration determination method and device, electronic equipment and storage medium

The invention relates to a code compiling duration determination method and device, electronic equipment and a storage medium. The method comprises the steps of setting n annotation tags in a to-be-compiled code; obtaining a first part code in front of the ith annotation tag in the n annotation tags and a second part code in front of the jth annotation tag in the n annotation tags; compiling the first part code and the second part code respectively to obtain a first part duration for compiling the first part code and a second part duration for compiling the second part code; and according to a difference value between the second part duration and the first part duration, determining the duration for compiling the target code between the ith annotation tag and the jth annotation tag. According to the embodiment, the annotation tags are arranged in the to-be-compiled codes, so that the duration required for compiling the codes between any two annotation labels can be determined in the code compiling process, and a user can accurately determine the compiling duration required for compiling any part of the codes of the source code file.
Owner:BEIJING DAJIA INTERNET INFORMATION TECH CO LTD

A Proxy Modeling Method for Optimizing Sequence Selection in Multi-Object Compiler

The invention provides a proxy modeling method for multi-objective compilation optimization sequence selection, which is a solution to the computational cost constraint problem and belongs to the field of compiler optimization. First, compile and optimize the sequence into binary codes, design fitness functions for the two optimized target code scales and running speeds respectively, generate sub-populations after selection and crossover operations, and merge with parent populations to generate new populations by fast non-dominated sorting, and finally Obtain the Pareto optimal solution set. In the search iteration process, use the compiled optimization sequence and the corresponding two target fitness values ​​to construct the proxy model, use the proxy model to calculate the approximate fitness value for the subpopulation generated by the evolution operation, and calculate the actual fitness value for the excellent solution , thereby improving the evolutionary efficiency. The invention can effectively select a compiling optimization sequence satisfying multiple objectives (such as running speed and code size) for a program to be compiled, and solve the computational cost constraint problem brought about in the iterative process.
Owner:DALIAN UNIV OF TECH

Jenkinsfile-based user-defined compiling and deploying method and system

The invention provides a jenkinsfile-based user-defined compiling and deploying method and system, and the method comprises the steps: M1, introducing a jenkinsfile dependence package into a project,and completing the configuration of a basic module and a service module; M2, based on the jenkinsfile dependency package, identifying a modified source code in the project through a code identification module; M3, compiling the modified source code according to a preset coding strategy in a compiling strategy module to obtain a corresponding mirror image, and storing the corresponding mirror imagein a mirror image warehouse; and M4, deploying the mirror image in the mirror image warehouse to various environments based on a preset deployment strategy, and completing output of the source code service. By adopting the compiling deployment process capture module, the log capture and display problems in the compiling process are solved, and an unattended compiling deployment whole process canbe realized.
Owner:SHANGHAI WANXIANG BLOCK CHAIN CO LTD

Compiling method, compiling device, electronic equipment, storage medium and program product

The invention provides a compiling method, a compiling device, electronic equipment, a storage medium and a program product, which can be used in the fields of source file compiling, deep learning and the like. The method comprises the following steps: acquiring a source file set, wherein the source file set comprises at least one type of source file; obtaining a directory set of an object set associated with the source file set; for a first directory in the directory set, combining source files associated with a first object set into a first source file subset on the basis that the first directory comprises the first object set associated with the source files of the first type; compiling the first source file subset as a whole. By utilizing the method, the compiling efficiency can be effectively improved and the compiling time consumption can be effectively reduced by reducing the number of times of compiling the source file, so that the user experience can be improved.
Owner:BEIJING BAIDU NETCOM SCI & TECH CO LTD

Unit test system and method for automatic generating stub and driving function

The invention discloses a software automatic test system and the method of automatically production variable control function, the pile function, the driving function. This method scans source program on test condition,and obtains this source program the information structure, and saves the information for XML document; as well as, based on the XML document information, automatically produce variable control function, the pile function, the driving function; the test control module controls the test program on test condition. The method can improve the software element testing efficiency.
Owner:BEIJING YUANXIN SCI & TECH

An Efficient Optimization Method for Computational Cost Constrained Problems in Compiler Optimization

The invention provides an efficient optimization method oriented to the calculation cost constraint problem in compilation optimization, is a solution to the calculation cost constraint problem, and belongs to the field of compiler optimization. In this method, the compiled optimization sequence is first binary coded and the fitness function is designed, and a new population is iteratively generated by crossover operation and selection operation, so as to obtain the optimal solution. In this iterative process, an approximate surrogate function is constructed using the compiled optimization sequence and the corresponding fitness value, a local search is performed for each individual in the population, and the individual is replaced with a local optimal solution, thereby improving evolutionary efficiency. The invention can effectively select the optimal compilation optimization sequence for the program to be compiled, accelerate the iteration speed, and improve the operation efficiency of the algorithm.
Owner:DALIAN UNIV OF TECH

Picture compiling method and related equipment

The invention relates to information encryption of cryptography, in particular to a picture compiling method and related equipment, which are applied to electronic equipment, and the method comprisesthe following steps: determining a to-be-compiled picture in a first file; calculating a first feature value of the to-be-compiled picture based on a preset encryption algorithm; if the first eigenvalue is matched with one of M second eigenvalues, obtaining cache compiled data of a compiled picture associated with one of the second feature values, and taking the cached compiled data as current compiled data of the to-be-compiled picture, the M second feature values being feature values of M compiled pictures, the M second feature values being in one-to-one correspondence with the M compiled pictures, and M being an integer greater than 1. By adopting the embodiment of the invention, the compiling duration of the software project comprising more pictures can be saved.
Owner:CHINA PING AN LIFE INSURANCE CO LTD

Software continuous integration method and device, computer equipment and storage medium

The invention relates to a software continuous integration method and device, computer equipment and a storage medium. The method comprises the following steps: in response to a received to-be-processed code, determining a hierarchy of the to-be-processed code; if the hierarchy of the to-be-processed code is a frame layer, determining a first incremental library file according to the to-be-processed code, performing continuous integration based on the first incremental library file, and the code of the frame layer is used for achieving a frame layer function shared by multiple products; if the hierarchy of the to-be-processed code is an application layer, determining a second incremental library file according to a newest framework library file of the framework layer and the to-be-processed code, performing continuous integration based on the second incremental library file, and the code of the application layer is used for achieving application layer functions of multiple products. The latest framework library file of the framework layer is a library file corresponding to all codes in the framework layer when the to-be-processed codes are received. By adopting the method, the compiling time can be shortened, and the product development efficiency is improved.
Owner:WUHAN UNITED IMAGING HEALTHCARE SURGICAL TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products