Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

501 results about "Intermediate code" patented technology

Hardware/software design tool and language specification mechanism enabling efficient technology retargeting and optimization

An innovative hardware / software design tool provides four modes of operation for converting an electronic design specification and zero or more technology specifications into realization of the electronic design in computer hardware, software and firmware. The first mode of operation compiles design and logic technology specifications into a model which can be utilized for behavioral analysis (such as simulation or formal verification) of logical characteristics (the model). The second mode of operation translates (compiles) partitions of the design and one or more logic technologies into one or more processor intermediates or binaries (embedded binary) suitable for execution on multi-purpose processing units (embedded or general purpose processors). The third mode of operation translates (synthesizes) partitions of the design and logic technology into a collection of cells and interconnects (net-list implementation) suitable for input to physical design processes such as is required to target a field-programmable logic array (FPGA), application specific integrated circuit (ASIC), system-on-a-chip (SOC) or custom logic). The fourth mode of operation analyzes (verifies) behavior of the embedded binaries running on processing units and implementations augmented by additional physical technology and parameters, yielding a more detailed (accurate) prediction of the resulting hardware / software system behavior when realized through manufacturing. Critically, the design specification, logic specifications, physical specifications and definition of each multi-purpose processing unit may be defined external to the hardware / software design tool using an innovative augmentation of standard hardware description or programming languages taught in this patent application. In the prior art, specification of the logic technology, physical technology and embedded or general purpose processor architecture are either incorporated directly into the design tool by the tool developer or are maintained entirely external to the design tool (such as an encapsulated component model or intermediate code interpreter). The present invention is an innovative and valuable improvement over prior art in that design specifications are combined by the tool from distinct specification(s) of generalized logic, physical and processor technology, leading to more efficient behavioral design, opportunities for third parties to add functionality by incorporating generalized logic and physical technology modules into the analysis and synthesis process and opportunities for semi-automatic, goal-directed optimization through application of various logic, physical and processor technologies by the design tool.
Owner:FTL SYST

Transplantation method and source to source compiler

InactiveCN103631632AAchieve portingSolve the problem that cross-platform source-to-source conversion cannot be achievedSpecific program execution arrangementsMemory systemsTheoretical computer scienceSource code
The embodiment of the invention discloses a transplantation method and a source to source compiler, and aims to solve the problem in the prior art that the application program can not carry out cross-platform transplantation. The method comprises the following steps of receiving a common platform algorithm source code which is irrelevant with a platform chip framework, is compiled by aiming at an application program and adopts a common operator and a common data type; converting the common operator and the common data type in the common platform algorithm source code to obtain a target platform algorithm source code which conforms to the target platform requirement; and sending the target platform algorithm source code to a target platform complier. In the embodiment, the common platform algorithm source code is used as an intermediate code, the common operator and the common data type of the common platform algorithm source code are converted to obtain the target platform algorithm source code which conforms to the target platform requirement; the conversion of the common operator and the common data type is the conversion to the basic operation; therefore, cross-platform source to source conversion can be realized; and the problem in the prior art that cross-platform source to source conversion can not be realized is solved.
Owner:HUAWEI TECH CO LTD

Programming language compiling method of PLC (Programmable Logic Controller)

The invention relates to the field of industrial control and particularly relates to a programming language compiling method of a PLC (Programmable Logic Controller). The programming language compiling method comprises the following steps: converting an instruction list, analyzing an instruction, generating an intermediate code and generating an object code. According to the method, a trapezoid language program is converted into an instruction list source program by utilizing an instruction list language as a medium according to the one-to-one correspondence relation between the trapezoid language and the instruction list language, and then an instruction list is further processed, compiled and translated into the object code, so that the language logic relation is clear, the writing format is simple, the code utilization rate is high and the compiling effect is good. The programming language compiling method is conductive to providing a soft PLC control scheme applicable to multiple hardware platforms and developing a development system applicable to multiple operating system hardware platforms. When using hardware platforms of different manufacturers as soft PLC operating systems, a user can use the development tool without relearning programming of a new hardware platform, so that a lot of time spent in relearning programming is omitted, and the method has great practical significance in PLC development.
Owner:SHANTOU UNIV +1

Method, device and system for realizing Java application installation via cloud compilation

The embodiment of the invention discloses a method for realizing Java application installation via cloud compilation. The method comprises the following steps that: terminal equipment transmits the hardware configuration information of the terminal equipment and the version information of a target application to an application market server in order to obtain the upgrade information of the target application corresponding to the hardware configuration information and the version information of the target application through the application market server; the terminal equipment receives the upgrade information of the target application fed back by the application market server, wherein the upgrade information includes a target code file corresponding to newest version information obtained by compilation of an intermediate code file corresponding to the version information of the target application on a cloud server; and the terminal equipment performs optimal installation of the target application according to the upgrade information in order to update the version of the target application. Through adoption of the embodiment of the invention, the method has the advantages that the equipment memory occupied by the optimal installation of the application can be reduced specifically; the efficiency of optimal installation of the application is increased; and the user experience of application installation is enhanced.
Owner:HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products