Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

3 results about "Interrupt priority level" patented technology

The interrupt priority level (IPL) is a part of the current system interrupt state, which indicates the interrupt requests that will currently be accepted.

A method, electronic device and storage medium for safety monitoring of a vehicle instrument system.

This invention discloses a safety monitoring method, electronic device, and storage medium for a vehicle instrument system. The method includes the following steps: periodically monitoring registers and notifying the interrupt system of any abnormal registers for appropriate handling; periodically checking whether the interrupt frequency recorded in a RAM area is normal; checking the priority of the interrupt system to determine if an interrupt priority error has occurred and taking corresponding fault response strategies; and checking whether unused interrupt numbers are being called in the interrupt service routine to determine if any null interrupts are being triggered. This invention periodically monitors registers and checks interrupt frequency and priority, and can also determine if null interrupts are being triggered. It utilizes the existing system interrupt resources of the instrument system to perform relevant logical processing on interrupts, preventing interrupt anomalies from causing system security problems and compensating for anomalies that cannot be detected by hardware or software watchdogs.
Owner:CHINA FAW CO LTD

A task scheduling method and system based on timing interrupt preemption

This invention belongs to the field of embedded software technology, specifically relating to a task scheduling method and system based on timer interrupt preemption. The method includes: creating task nodes and timer objects using a static creation method, and configuring priorities and scheduling times for tasks; constructing doubly linked lists of time series according to priorities based on a unified time base, and inserting task nodes into the corresponding linked lists in an orderly manner; setting timer interrupts of corresponding priorities according to the first task node of each linked list; responding to timer interrupts by triggering the execution of expired tasks, removing task nodes, and resetting timer interrupts; and utilizing processor interrupt priorities and context saving mechanisms during task execution to achieve preemption and recovery of high-priority tasks. This invention can reduce scheduling resource consumption and improve the scheduling orderliness and response timeliness of multi-priority tasks.
Owner:SHENZHEN XINGSHAN YUEDONG TECH CO LTD

Interrupt processing method and apparatus, electronic device, and readable storage medium

PendingCN122450583AProcessingInterrupt priority level
The application provides a kind of interrupt processing method, device, electronic equipment and readable storage medium, it is related to computer technical field, method includes: obtaining the target virtual machine identification of target virtual machine sent by interrupt controller;The target virtual machine identification is the virtual machine identification corresponding to the interrupt identifier of target interrupt, and is obtained according to the target interrupt received by the interrupt controller, and the correspondence between pre-stored interrupt identifier and virtual machine identifier;If the target virtual machine identification is different from the virtual machine identification of the virtual machine being run in processor core, then the target interrupt priority of the target interrupt is obtained;If the target interrupt priority is higher than or equal to preset priority threshold, then through virtual machine management program, the virtual machine being run is switched to the target virtual machine, to process the target interrupt by the target virtual machine.Based on the application, virtual machine can be made to respond to interrupt quickly.
Owner:BEIJING INSTITUTE OF OPEN SOURCE CHIP