Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

65results about How to "Improve afterimage problem" patented technology

Common voltage calibration circuit, circuit board and display device

The embodiment of the invention discloses a common voltage calibration circuit, a circuit board and a display device and relates to the technical field of display. The precision and stability degree of common voltage which is actually input to a common electrode can be improved. The common voltage calibration circuit comprises a differencing module, an integral module, a compensation module and asummation module; the input end of the differencing module is connected with the input end of the common voltage and the feedback end of the common voltage, the differencing module is used for acquiring a voltage difference value of the input end of the common voltage and the feedback end of the common voltage, and the voltage difference value is output through the output end; the input end of theintegral module is connected with the output end of the differencing module, the output end of the integral module is connected with the input end of the summation module, and the integral module isused for controlling the precision of the common voltage; the input end of the compensation module is connected with the output end of the differencing module, the output end of the compensation module is connected with the input end of the summation module, and the compensation module is used for compensating the common voltage; the output end of the summation module is connected with the outputend of the common voltage, and the summation module is used for overlapping and outputting results output by the integral module and the compensation module.
Owner:BOE TECH GRP CO LTD +1

Fringe-field switching mode thin film transistor array substrate and manufacturing method thereof

The invention discloses a fringe-field switching mode thin film transistor array substrate and a manufacturing method thereof. The array substrate comprises a first insulating layer formed on a transparent substrate, a second insulating layer formed on the first insulating layer, a first electrode layer formed on the second insulating layer, a third insulating layer formed on the first electrode layer and a second electrode layer formed on the third insulating layer, wherein the second insulating layer comprises multiple insulating protrusive portions arranged at intervals; the multiple insulating protrusive portions protrude out of the surface of the first insulating layer; the first electrode layer comprises multiple electrode flat portions and multiple electrode convex portions; the multiple electrode flat portions cover the surface, not provided with the insulating protrusive portions, of the first insulating layer; the multiple electrode convex portions cover the multiple insulating protrusion portions respectively; the upper surfaces of the electrode convex portions are not covered with the third insulating layer and exposed; the second electrode layer comprises multiple electrode portions arranged at intervals; the multiple electrode portions are located above the multiple electrode flat portions respectively; the electrode portions and the electrode convex portions are arranged in a staggered and alternate mode.
Owner:KUSN INFOVISION OPTOELECTRONICS

Display method of display device and display device

The embodiment of the invention discloses a display method of a display device and the display device. The display method includes the following steps: acquiring a to-be-displayed image; determining bright areas and dark areas of the to-be-displayed image; judging whether the to-be-displayed image meets the requirements that the distance between the bright and dark partition boundary of the adjacent bright area and dark area and the backlight partition boundary of a backlight module is less than a first threshold, and the voltage difference between the adjacent bright area and dark area is greater than a second threshold; if the requirements are met, increasing the output voltage of a display panel corresponding to the dark areas, and reducing the output current of a backlight partition corresponding to the dark areas; and if the requirements are not met, adopting an initial output scheme to determine the output voltage of the display panel and the output current of the corresponding backlight partition. According to the display method of the display device provided by the embodiment of the invention, the difference between the output voltages of the adjacent bright area and dark area can be reduced, the working temperature of the backlight partition can be lowered, and the problem of residual images can be further improved on the premise of ensuring normal image display.
Owner:XIAMEN TIANMA MICRO ELECTRONICS

Pixel circuit, display panel and display device

The embodiment of the invention provides a pixel circuit, a display panel and a display device, which relate to the technical field of display, and are used for improving the bright spot problem of a display picture of the display panel on the premise of improving the residual image problem of the display picture of the display panel. The pixel circuit includes a light emitting device, a driving transistor, a first transistor, and a second transistor. The second electrode of the driving transistor is coupled to the light emitting device, and the driving transistor is configured to control the magnitude of current flowing through the first electrode and the second electrode in response to the voltage of the control electrode. The first electrode of the first transistor is coupled with the control electrode of the driving transistor, and the second electrode is configured to write a first initialization signal. A first electrode of the second transistor is coupled to the light emitting device, and a second electrode is configured to write a second initialization signal. The first transistor comprises at least two sub-transistors which are connected in series, and the width-to-length ratio of a channel of at least one sub-transistor is smaller than that of a channel of the second transistor.
Owner:CHENGDU BOE OPTOELECTRONICS TECH CO LTD +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products