Patents
Literature
3 results about "MIMD" patented technology
Efficacy Topic
Property
Owner
Technical Advancement
Application Domain
Technology Topic
Technology Field Word
Patent Country/Region
Patent Type
Patent Status
Application Year
Inventor
In computing, MIMD (multiple instruction, multiple data) is a technique employed to achieve parallelism. Machines using MIMD have a number of processors that function asynchronously and independently. At any time, different processors may be executing different instructions on different pieces of data. MIMD architectures may be used in a number of application areas such as computer-aided design/computer-aided manufacturing, simulation, modeling, and as communication switches. MIMD machines can be of either shared memory or distributed memory categories. These classifications are based on how MIMD processors access memory. Shared memory machines may be of the bus-based, extended, or hierarchical type. Distributed memory machines may have hypercube or mesh interconnection schemes.
Instruction execution method and device, processor and related products thereof
The embodiment of the invention relates to an instruction execution method and device, a processor and a related product, an MIMD framework is adopted in a GPU, a first SIMT stack and a second SIMT stack are configured for managing execution information of different branch basic blocks in the same thread bundle, and on the basis, the execution information of the different branch basic blocks in the same thread bundle can be managed through the first SIMT stack and the second SIMT stack. According to the method, the state of at least one of a first SIMT stack and a second SIMT stack is updated according to a basic block to be executed, and under the condition that the updated first SIMT stack and the updated second SIMT stack are both non-empty, instructions in all branch basic blocks are taken out respectively according to execution information of the first SIMT stack and execution information of the second SIMT stack and transmitted to an MIMD for concurrent execution. According to the method, when the execution channels of the MIMD concurrently execute the branch instructions, the resource utilization rate of the ALU can be improved, and therefore the running performance of a GPU program is improved.
Owner:METAX INTEGRATED CIRCUITS (SHANGHAI) CO LTD
Configurable associative conversion memory and operating method thereof
PCT designated stageWO2026095829A1General purpose stored program computerData conversionComputer hardwareInformation processing
The invention relates to computing, and more particularly to (sub)processors in an associative, synchronous, FIFO register, conversion memory. The technical results consist in an increase in reliable diagnostic capability in SIMD mode, and conflict-free multi-stream processing of instructions and data in MIMD mode. A configurable associative, FIFO register, conversion memory is configured in the form of a computing surface comprised of operating bits and permits the formation of a part or the whole of a connected orientable computing surface of genus 0 or more. The claimed method comprises (micro)programmably configuring or reconfiguring a computing surface by a part or the whole of a connected orientable surface of genus 0 or more, carrying out testing in SIMD mode, excluding operating bits that fail information transfer and / or conversion process tests, (micro)programmably changing the genus of the connected orientable computing surface, and using said surface in information processes.
Owner:ALAKOZ GENNADII +8
Method and system utilizing a metagraph pattern matching chip
A method and system that utilizes a metagraph pattern matching chip (MPMC), which includes on-chip and off-chip software. The chip is designed with parallel MIMD cores optimized for artificial general intelligence (AGI) software programs. Specialized on-chip memory caches, each attached to their own specialized processing units, allow for dynamic updating and a mixture of discrete and floating-point operations. Additional software provides the interface between the CPU and MPMC to manage cache. The result is faster execution time for any graph-based architectures and implementation of functional programming interpreters.
