Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

31results about How to "Effective electrostatic protection" patented technology

Liquid crystal display

The present invention relates to a liquid crystal display provided with an electrostatic protection element and an object of the present invention is to provide the liquid crystal display provided with superior redundancy and at the same time a sufficient protection function against static electricity in which relatively low voltage generates for a long period of time. Electrostatic protection element sections 28 and 30 are provided with a first TFT 32 having a source electrode (S) and a drain electrode (D) where the source electrode (S) is connected to external output electrodes 16 and 18 and the drain electrode (D) is connected to common wirings 22 and 24, a second TFT 38 having a conductor 42, a source electrode (S), a drain electrode (D) and a gate electrode (G) where the conductor 42 is connected to the gate electrode (G) of the first TFT 32, the source electrode (S) is connected to the external output electrodes 16 and 18, the drain electrode (D) is connected to the conductor 42 and the gate electrode (G) is electrically floated, and a third TFT 40 having a source electrode (S), a drain electrode (D) and a gate electrode (G) where the source electrode (S) is connected to the common wirings 22 and 24, the drain electrode (D) is connected to the conductor 42 and the gate electrode is electrically floated.
Owner:SHARP KK

Liquid crystal display comprising an electrostatic protection element formed between adjacent bus lines

The present invention relates to a liquid crystal display provided with an electrostatic protection element and an object of the present invention is to provide the liquid crystal display provided with superior redundancy and at the same time a sufficient protection function against static electricity in which relatively low voltage generates for a long period of time. Electrostatic protection element sections 28 and 30 are provided with a first TFT 32 having a source electrode (S) and a drain electrode (D) where the source electrode (S) is connected to external output electrodes 16 and 18 and the drain electrode (D) is connected to common wirings 22 and 24, a second TFT 38 having a conductor 42, a source electrode (S), a drain electrode (D) and a gate electrode (G) where the conductor 42 is connected to the gate electrode (G) of the first TFT 32, the source electrode (S) is connected to the external output electrodes 16 and 18, the drain electrode (D) is connected to the conductor 42 and the gate electrode (G) is electrically floated, and a third TFT 40 having a source electrode (S), a drain electrode (D) and a gate electrode (G) where the source electrode (S) is connected to the common wirings 22 and 24, the drain electrode (D) is connected to the conductor 42 and the gate electrode is electrically floated.
Owner:SHARP KK

ESD protection device of SOI power switch

The invention relates to the technical field of semiconductor devices, in particular to an ESD protection device of an SOI power switch. The ESD protection device comprises a P-type substrate, an N-type deep well, a first N well, a first P well, a second N well, a second P well and a third N well, wherein the N-type deep well is arranged on the P-type substrate; the first N well, the first P well,the second N well, the second P well and the third N well are arranged on the N-type deep well in sequence; the width range of the second N well is 2-8 microns; the first P well internally comprisesa first P+ injection area and a first N+ injection area; a second P+ injection area crosses between the first P well and the second N well; the second P well internally comprises a second N+ injectionarea and a fourth P+ injection area; a third P+ injection area crosses between the second N well and the second P well; a gate oxide with a length range of 0.25-6 microns is arranged o the second N well; the first P+ injection area and the first N+ injection area are connected to an anode; and the second N+ injection area and the fourth P+ injection area are connected with a cathode. The ESD protection device is capable of improving the maintaining voltage of the device, reducing the triggering voltage of the device and improving the protection performance.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

High area efficiency diode triggered controllable silicon based on two-dimension design

The invention discloses high area efficiency diode triggered controllable silicon based on two-dimension design. The high area efficiency diode triggered controllable silicon based on the two-dimension design comprises a P-type substrate, N wells, a P well, P+ injection regions, N+ injection regions, metal, a shallow-trench isolation part, a cathode and an anode, wherein the N wells comprise a first N well and a second N well, the P+ injection region comprises a first P+ injection region and a second P+ injection region, the N+ injection regions comprise a first N+ injection region, a second N+ injection region, a third N+ injection region, a fourth N+ injection region and a fifth N+ injection region, and the first N well, the P well and the second N well are arranged on the P-type substrate in sequence along the transverse direction. According to the high area efficiency diode triggered controllable silicon based on the two-dimension design, a diode is embedded into the controllable silicon at a trigger stage, electric current flows mainly along the longitudinal direction of a device, thereby, well resistance in the longitudinal direction of the device is fully utilized, and compared with conventional diode triggered controllable silicon, the high area efficiency diode triggered controllable silicon based on the two-dimension design has the advantages that only a few of series diodes of the device are required so that high trigger voltage can be achieved, and the area efficiency is increased.
Owner:HAINING BERNSTEIN BIOTECH CO LTD

Hinge type anti-static shoe cover

The invention discloses a hinge type anti-static shoe cover which comprises an outer framework with the L-shaped cross section and an inner framework. The top end of he outer framework and the top end of the inner framework are connected together through a hinge in a hinged mode, a first connecting block and a second connecting block are formed at the tail end of the outer framework and the tail end of the inner framework respectively, and the first connecting block and the second connecting block are provided with threaded holes respectively and are connected through bolts in a threaded mode; the front side of the outer framework and the front side of the inner framework are provided with a spring belt, the two ends of the spring belt are fixed to the outer framework and the inner framework respectively, the tail end of the outer framework is fixedly connected with conductive rubber tape, the upper end of the conductive rubber tape is fixedly provided with a clamp, and the outer framework, the inner framework and the clamp are wrapped with conductive rubber. The novel anti-static shoe cover can be arranged on a shoe in a sleeved mode, the conductive rubber on the shoe cover is connected with an anti-static overall, replacement is convenient, and meanwhile efficient implementation electrostatic protection can be achieved.
Owner:SUZHOU JINGRO TECH

A hinge type anti-static shoe cover

The invention discloses a hinge type anti-static shoe cover which comprises an outer framework with the L-shaped cross section and an inner framework. The top end of he outer framework and the top end of the inner framework are connected together through a hinge in a hinged mode, a first connecting block and a second connecting block are formed at the tail end of the outer framework and the tail end of the inner framework respectively, and the first connecting block and the second connecting block are provided with threaded holes respectively and are connected through bolts in a threaded mode; the front side of the outer framework and the front side of the inner framework are provided with a spring belt, the two ends of the spring belt are fixed to the outer framework and the inner framework respectively, the tail end of the outer framework is fixedly connected with conductive rubber tape, the upper end of the conductive rubber tape is fixedly provided with a clamp, and the outer framework, the inner framework and the clamp are wrapped with conductive rubber. The novel anti-static shoe cover can be arranged on a shoe in a sleeved mode, the conductive rubber on the shoe cover is connected with an anti-static overall, replacement is convenient, and meanwhile efficient implementation electrostatic protection can be achieved.
Owner:SUZHOU JINGRO TECH

A High Area Efficiency Diode Triggered SCR Based on Two-Dimensional Design

The invention discloses high area efficiency diode triggered controllable silicon based on two-dimension design. The high area efficiency diode triggered controllable silicon based on the two-dimension design comprises a P-type substrate, N wells, a P well, P+ injection regions, N+ injection regions, metal, a shallow-trench isolation part, a cathode and an anode, wherein the N wells comprise a first N well and a second N well, the P+ injection region comprises a first P+ injection region and a second P+ injection region, the N+ injection regions comprise a first N+ injection region, a second N+ injection region, a third N+ injection region, a fourth N+ injection region and a fifth N+ injection region, and the first N well, the P well and the second N well are arranged on the P-type substrate in sequence along the transverse direction. According to the high area efficiency diode triggered controllable silicon based on the two-dimension design, a diode is embedded into the controllable silicon at a trigger stage, electric current flows mainly along the longitudinal direction of a device, thereby, well resistance in the longitudinal direction of the device is fully utilized, and compared with conventional diode triggered controllable silicon, the high area efficiency diode triggered controllable silicon based on the two-dimension design has the advantages that only a few of series diodes of the device are required so that high trigger voltage can be achieved, and the area efficiency is increased.
Owner:HAINING BERNSTEIN BIOTECH CO LTD

Electrostatic protection device and manufacturing method thereof

The invention provides an electrostatic protection device and a manufacturing method thereof. The electrostatic protection device comprises: a substrate; a drift region formed on the substrate; a well region formed on the drift region; and a first body region and a second body region which are arranged on the two sides of the well region respectively, wherein the distance between the well region and the first body region is smaller than the distance between the well region and the second body region. Only a first heavily doped region is arranged in the first body region, a second heavily doped region and a third heavily doped region are arranged in the second body region, and only a fourth heavily doped region is arranged in the well region. Only a parasitic PNP triode is reserved on one side of the drain end of a traditional LDMOS-SCR device, a parasitic SCR is reserved on the other side of the drain end of the traditional LDMOS-SCR device, meanwhile, the relevant size is designed, so thateffective electrostatic protection is achieved, and the PNP is triggered before the SCR, and the latch-up phenomenon caused by deep hysteresis reaching a very low maintaining voltage due to the parasitic SCR mistakenly triggered when voltage overshoot or voltage spike burrs occur is avoided.
Owner:JOULWATT TECH INC LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products