Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

108results about "Error correction/detection using convolutional codes" patented technology

Data processing method and apparatus

A data processing method and apparatus are disclosed, which may be applied to communication systems such as 5G systems and 6G systems. The method includes: obtaining an extended first codebook based on a second codebook by increasing a quantity of codewords or lengths of codewords, and performing first network coding or decoding based on the first codebook. Linear independence between codewords in the extended first codebook may be ensured as much as possible, so as to generate more valid redundant packets or check packets, thereby improving system reliability. Alternatively, flexible block lengths are supported, so as to perform efficient network coding or decoding on more original data packets, thereby improving system spectral efficiency. This application may be applied to an extended reality (XR) service or a low-delay service.
Owner:HUAWEI TECH CO LTD

Machine learning based adaptive quantization for low density parity check

A wireless device may receive a first code block of one or more code blocks associated with a transport block for the wireless device. The wireless device may output, using a neural network model associated with the wireless device, a set of low-density parity-check (LDPC) quantization values for a set of iterations of an LDPC decoding procedure for the first code block. In some examples, the set of LDPC quantization values may include respective LDPC quantization values for respective iterations of the set of iterations. The wireless device may perform one or more iterations of the LDPC decoding procedure for the first code block in accordance with one or more LDPC quantization values of the set of LDPC quantization values output using the neural network model.
Owner:QUALCOMM INC

Error correction memory device with fast data access

Methods, systems, and devices for a memory device with an error correction memory device with fast data access are described. For example, during a read operation, a memory device may be configured to output the data indicated by the read operation concurrent with performing an error correction operation. If the memory device detects an error, the memory device may indicate the error to a host device and, in some cases, output the corrected data to the host device. During a write operation, the memory device may store error detection or correction information associated with data to be stored at the memory device. The memory device may, in some cases, store error detection or correction information generated by the host device.
Owner:MICRON TECHNOLOGY INC

Method, communication device, processing device, and storage medium for transmitting information block, and method, communication device, processing device, and storage medium for receiving information block

This communication device may apply convolution precoding to a bit sequence, polar-encode the convolution-precoded bit sequence, and transmit same. When the size of a polar coder for convolution precoding is 2N, pre-determined values are mapped to last m bit indexes from among first N bit indexes in a bit sequence having the length of 2N, which is an input for the convolution precoding, and bit values of an information block are mapped to K bit indexes from among remaining (2N-m) bit indexes.
Owner:LG ELECTRONICS INC

Convolutional code parallel pipeline decoding acceleration system and method based on storage and calculation integrated architecture

The invention discloses a storage and calculation integrated architecture-based convolutional code parallel pipeline decoding acceleration system and method, and the system comprises a global data scheduling module which is used for slicing convolutional code data from magnetic tape storage equipment according to a set rule and carrying out the scheduling through a multi-stage cache mechanism; the storage and calculation integrated unit array is used for storing data tiles and intermediate results output by the global data scheduling module and executing convolution operation, path metric calculation and survival path selection through a reconfigurable calculation unit; the parallel pipeline controller is used for dynamically distributing decoding tasks and controlling the pipeline rhythm of the storage and calculation integrated unit array; the self-adaptive resource configuration module is used for monitoring system load in real time and dynamically adjusting a data distribution strategy and computing resource scheduling; the verification and error correction unit is used for performing verification and error correction on the decoding result output by the storage and calculation integrated unit array and then outputting the decoding result; according to the decoding acceleration system and method, high-efficiency and low-delay convolutional code decoding is realized.
Owner:HANGZHOU INTERNATIONAL INNOVATION INSTITUTE OF BEIHANG UNIVERSITY

Low rate coding design

This disclosure provides methods, components, devices and systems for generating and processing codeword transmissions with reduced code rates. According to one aspect, a method for wireless communications at a first wireless node generally includes obtaining a set of data bits; encoding the data bits, based on at least a first nominal code rate, to generate one or more codewords associated with a reduced nominal code rate that is lower than the first nominal code rate; and outputting the one or more codewords.
Owner:QUALCOMM INC

Data processing method and apparatus

A data processing method and apparatus are disclosed, which may be applied to communication systems such as 5G and 6G. The method includes: obtaining an extended first codebook based on a second codebook by increasing a quantity of codewords or lengths of codewords, and performing first network coding or decoding based on the first codebook. Linear independence between codewords in the extended first codebook may be ensured as much as possible, so as to generate more valid redundant packets or check packets, thereby improving system reliability. Alternatively, flexible block lengths are supported, so as to perform efficient network coding or decoding on more original data packets, thereby improving system spectral efficiency. This application may be applied to an extended reality XR service or another low-delay service.
Owner:HUAWEI TECH CO LTD

Error correction for identifier data generated from unclonable characteristics of resistive memory

Leveraging stochastic physical characteristics of resistive switching devices to generate data having very low cross correlation among bits of that data is disclosed. Data generated from stochastic physical characteristics can also be referred to as physical unclonable feature—or function—(PUF) data. Additionally, error correction functions for PUF data generated from resistive switching memory cells are provided. The error correction functions facilitate additional redundancy and longevity of PUF data, among other benefits. Different embodiments include addressing arrangements to incorporate ECC parity bits among generated PUF data bits, even for differential PUF bits respectively defined by multiple memory cells in different portions of a resistive memory array.
Owner:CROSSBAR INC

Viterbi decoding optimized for ULB communications

A receiver (115) receives pulse trains (r0, r1) encoding a plurality of bits (b) using a convolutional code {3, 2, 5} whose systematic bit g0 and parity bit g1 are mapped into two binary trains (21, 22) depending respectively on g0^g1 and g1. Noting that the convolutional coding and the mapping lead to modulation (bz-1^b^b.z+1, bz-1^b.z+1, bz-1^b.z+1), a demodulator demodulates the pairs of received pulse trains (r0, r1) into respective pairs of LLR values ​​(b0, b1) and a Viterbi decoder built on a convolutional code {3, 7, 5} decodes each pair of LLR values ​​into a decoded bit (d). Optimal decoding is thus achieved, notably offering a gain estimated at 1.8 dB (in error rate) without additional complexity. See Figure 3 for the abbreviated version.
Owner:STMICROELECTRONICS INT NV

Data processing method and data processing device

The embodiment of the present application discloses a data processing method and a data processing device. The method in the embodiment of the present application includes the following steps: separately performing convolutional interleaving on n lane data streams to obtain n first data streams, where n>1, and a first FEC encoding is performed on all of the n lane data streams. All a codewords obtained by the first FEC encoding are distributed into b lane data streams, where a≦b≦n and a≧1. Each z consecutive symbols of the first data stream are from z different codewords, where z>1. Then, all K first data streams of the n first data streams are multiplexed to obtain one second data stream, and a total of m second data streams are obtained. The n first data streams include G first data stream subsets, and the symbols in different first data stream subsets are from different codewords, where m=n / K, K>1, and G>1. The y consecutive symbols in each second data stream are from y different codewords, where y>z.
Owner:HUAWEI TECH CO LTD

Encoding and decoding method and device using generalization of polarization-adjusted convolutional code

The present disclosure relates to a 5G or 6G communication system for supporting a higher data transmission rate than a 4G communication system such as LTE. An encoding method performed by a transmission device of a communication system according to an embodiment of the present disclosure may comprise the steps of: identifying at least one parameter related to a convolutional code associated with a polarization-adjusted convolutional (PAC) code; on the basis of the at least one parameter, identifying a parity check matrix for an input binary vector of a polar code associated with the PAC code; on the basis of the parity check matrix, encoding a polar code concatenated with an outer code; and transmitting a codeword vector generated on the basis of the encoding.
Owner:SAMSUNG ELECTRONICS CO LTD

Nested polynomial designs for convolutional coder with balanced complexity and performance

Methods, systems, and devices for wireless communications are described. A first device may transmit, to a second device, a bit sequence encoded with a convolutional encoder associated with a constraint length of four, five, six, or seven, and associated with a subset of polynomials of a polynomial set, wherein the polynomial set is selected from a group of polynomial sets, expressed with octal values, consisting of polynomial sets described herein. Additional aspects of the present disclosure are directed to techniques and methodologies used to search for polynomial sets that are usable for convolutional encoder-based wireless communications.
Owner:QUALCOMM INC +4

Encoding and decoding of data

A method for encoding data, a method for decoding data, an encoder, and a decoder are disclosed. The decoder is designed to determine a convolutional coded message from two or more symbol sequences, each symbol sequence being associated with a different bit sequence according to an association rule and the convolutional coded message corresponding to a bit sequence associated with all symbol sequences according to a common association rule, and to decode the convolutional coded message.
Owner:WAGO VERW GMBH

Convolutional code parallel pipeline decoding acceleration system and method based on memory-computing integrated architecture

The application discloses a convolution code parallel pipeline decoding acceleration system and method based on a memory-compute integrated architecture, comprising: a global data scheduling module, which is used for slicing convolution code data from a magnetic tape storage device according to a set rule and scheduling the data through a multi-level cache mechanism; a memory-compute integrated unit array, which is used for storing data tiles and intermediate results output from the global data scheduling module and performing convolution operation, path metric calculation and surviving path selection through a reconfigurable computing unit; a parallel pipeline controller, which is used for dynamically allocating decoding tasks and controlling the pipeline beat of the memory-compute integrated unit array; an adaptive resource configuration module, which is used for monitoring the system load in real time and dynamically adjusting data distribution strategies and computing resource scheduling; and a check and error correction unit, which is used for checking and correcting the decoding results output from the memory-compute integrated unit array and then outputting the results; the decoding acceleration system and method realize efficient and low-delay convolution code decoding.
Owner:HANGZHOU INTERNATIONAL INNOVATION INSTITUTE OF BEIHANG UNIVERSITY

Systems and methods for dual list decoding of convolutional codes

Communication systems and methods are disclosed involving the transmission and reception of short block-length messages. In many embodiments, transmitters are utilized that encode messages by combing: at least a first partial codeword generated using a first encoder based upon a first convolutional code and a first expurgating linear function; and a second partial codeword generated by a second encoder based upon a second convolutional code and a second expurgating linear function. In a number of embodiments, receivers are utilized that decode received messages using a full decoder that reconstructs the transmitted message bits based upon: at least a first set of partial codewords produced by a first partial decoder based upon the first convolutional code and the first expurgating linear function; and a second set of partial codewords generated by a second partial decoder based upon the second convolutional code and the second expurgating linear function.
Owner:RGT UNIV OF CALIFORNIA

Probabilistic shaping based on block codes

PendingEP4639868A1Joint error correctionReed-muller codes
Methods, systems, and devices for wireless communications are described. A transmitting device may support shaping of bits in block encoding schemes and a probabilistic shaping framework to generate shaped bits that include both information bits and shaping bits, without conveying extra information (e.g., in addition to the shaped bits) to a receiving device. The transmitter may use a decoder such as a polar decoder (e.g., a modem configured for both coding and decoding) to determine a set of shaping bits based on the information bits. The transmitting deice may also map information bits to frozen bit locations of the polar code, and the shaping bits to information bit locations of the polar, such that the encoded (e. g., shaped) bits from the polar encoder satisfy a target probability distribution.
Owner:QUALCOMM INC

Systems and methods for low latency decoding of tail-biting convolutional codes

Communication systems that utilize receivers for decoding short block length messages are disclosed. In many embodiments, the receiver includes an antenna for receiving encoded data, via RF signals, a demodulator for obtaining symbols from the RF signal, a demapper for generating symbol metrics, and a parallel list decoder. In several embodiments, the parallel list decoder processes multiple trellis stages simultaneously, enabling efficient decoding of the symbol metrics to obtain received, bits. In certain embodiments, the parallel list decoder divides the decoding trellis into segments, processes these segments independently, and combines them pairwise to form new segments. This parallel processing approach can allow for reduced decoding latency and improved efficiency in handling short block length messages. making it particularly suitable for applications requiring rapid data exchange and low-latency communication.
Owner:RGT UNIV OF CALIFORNIA

A component decoding method of TURBO code, a decoding method of TURBO code and related equipment

An embodiment of the present application provides a component decoding method for a TURBO code, a decoding method for a TURBO code, and related equipment, including: receiving and demodulating data to be decoded according to a scheduling configuration to obtain decoding input data; and calculating the code rate and modulation order of the decoding input data; calculating an adjustment value for the decoding input data and a bit width shift value of a decoder internal posterior probability branch metric parameter according to the modulation order and code rate of the decoding input data; adjusting the numerical value of the decoding input data by the adjustment value to obtain first decoding input data; component decoding the first decoding input data to obtain a calculation result of the decoder internal posterior probability branch metric; and shifting the calculation result of the decoder internal posterior probability branch metric by the bit width shift value to obtain a component decoding output value. The method has the beneficial effect of improving decoding performance and is applicable to the technical field of TURBO code decoding.
Owner:HUBEI SILANG COMMUNICATION TECHNOLOGY CO LTD

Kalman filter based phase-locked loop with re-encoding based phase detector

A wireless communications device includes a receiver having a phase detector configured to extract frequency offset and provide a corresponding error signal generated based on a baseband version of a received radio frequency signal and an expected transmitted data signal. The receiver has a phase-locked loop configured to generate an error correction signal based on a phase of the error signal and a predicted instantaneous phase of the error signal. The receiver has a correction circuit configured to provide a corrected baseband version of the received radio frequency signal based on the baseband version of the received radio frequency signal and the error correction signal. The receiver may have a re-encoding-based processing circuit configured to provide the expected transmitted data signal based on a preliminarily decoded symbol.
Owner:SILICON LABORATORIES INC

Parallel stepped convolutional code space coupling coding and decoding method and device

The invention discloses a parallel stepped convolutional code space coupling coding and decoding (PSCBCC) method and device, belongs to the technical field of channel coding, and is suitable for a large-bandwidth communication scene. According to the method, a frame of data is divided into multiple groups of sub-data, parallel convolutional coding of three paths of input of current sub-data, interleaved previous sub-data and an interleaved previous check sequence is realized by utilizing a parallel coding unit, a current check sequence is generated, and the sub-data and the check sequence are respectively reserved to different subsequent moments to form asymmetric coupling; and during decoding, a parallel decoding unit is matched with a coding structure, and a plurality of groups of log-likelihood ratios are input to realize iterative updating. The throughput rate is improved through parallel processing, the bit error rate performance is enhanced through asymmetric coupling, multi-code-rate adaptation is supported, and the performance is superior to that of existing BCC and 4G / 5G standard codes.
Owner:TECH & ENG CENT FOR SPACE UTILIZATION CHINESE ACAD OF SCI

A multi-rate convolutional code sequence decoder and decoding method

The present application discloses a multi-rate convolutional code sequence decoder and decoding method, which relates to the field of communication decoding technology. The decoder includes: a data storage module, a branch metric module, a parallel processing module, a shift register, a convolutional coding module, and a main control module; receiving and storing a coding rate identification bit and data to be decoded in input data; selecting a non-systematic code generator according to the coding rate identification bit, performing convolution processing on the non-systematic code generator according to a preset number of shift data and the non-systematic code generator to obtain a convolutional code; obtaining the data to be decoded according to the non-systematic code generator, calculating a branch metric value according to the coding rate identification bit, the data to be decoded, and the convolutional code; determining a decoding result of the data to be decoded according to the branch metric value and the total metric value, and updating the total metric value; updating the shift data in the shift register according to the updated total metric value; and storing the shift data. The present invention can efficiently process input data and improve the overall data processing speed and efficiency.
Owner:WUHAN SHIP COMM RES INST (NO 722 RES INST OF CHINA STATE SHIPBUILDING CORP)

Machine learning based adaptive quantization for low density parity check

A wireless device may receive a first code block of one or more code blocks associated with a transport block for the wireless device. The wireless device may output, using a neural network model associated with the wireless device, a set of low-density parity-check (LDPC) quantization values for a set of iterations of an LDPC decoding procedure for the first code block. In some examples, the set of LDPC quantization values may include respective LDPC quantization values for respective iterations of the set of iterations. The wireless device may perform one or more iterations of the LDPC decoding procedure for the first code block in accordance with one or more LDPC quantization values of the set of LDPC quantization values output using the neural network model.
Owner:QUALCOMM INC

Techniques for communicating synchronization signal block indices within a physical broadcast channel payload.

ActiveJP7858571B2Synchronisation arrangementReed-muller codes
To provide a method and apparatus for communicating a synchronization signal (SS) block that includes an SS block index in a physical broadcast channel (PBCH) payload.SOLUTION: In a wireless communication system, a UE receives, at different times separated by a time increment, a first synchronization signal (SS) block including a first codeword and a second SS block including a second codeword, each based at least in part on linear encoding of a PBCH payload. The UE determines, based at least in part on the time increment, one or more hypotheses, including a correct hypothesis, of combined decoding metrics for the first codeword and the second codeword, and decodes the first codeword based on each thereof. The UE determines the first codeword based at least in part on an error detection procedure such as CRC verification performed when decoding the first codeword based at least in part on the correct hypothesis.SELECTED DRAWING: Figure 4
Owner:QUALCOMM INC

Systems and methods for dual list decoding of convolutional codes

Communication systems and methods are disclosed involving the transmission and reception of short block-length messages. In many embodiments, transmitters are utilized that encode messages by combing: at least a first partial codeword generated using a first encoder based upon a first convolutional code and a first expurgating linear function: and a second partial codeword generated by a second encoder based upon a second convolutional code and a second expurgating linear function. In a number of embodiments, receivers are utilized that decode received messages using a full decoder that reconstructs the transmitted message bits based upon: at least a first set of partial codewords produced by a first partial decoder based upon the first convolutional code and the first expurgating linear function; and a second set of partial codewords generated by a second partial decoder based upon, the second convolutional code and the second expurgating linear function.
Owner:RGT UNIV OF CALIFORNIA

Method and system for channel state information feedback using sub-codebook based trellis coded quantization

Aspects of the disclosure provide for methods and systems for Sub-codebook based Trellis Coded Quantization for CSI Feedback. An aspect of the disclosure provides method executed by a receiver. The method includes receiving a signal from a transmitter, via a communication channel between the receiver and the transmitter. The method further includes estimating parameters associated with the channel based on the received signal. The method further includes obtaining phase information from the estimated parameters. The method further includes applying a trellis coded quantization (TCQ) scheme to the obtained phase information by mapping each sub-codebook index of a set of sub-codebook indices to output bits of each trellis branch making the distance between sub-codebooks maximally equal. The method further includes transmitting a channel state information (CSI) measurement feedback to the transmitter, the CSI measurement feedback based on the TCQ scheme and comprising one or more of: a beginning state, input bits to the TCQ scheme, and a sub-codebook index.
Owner:HUAWEI TECH CO LTD