Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

30results about How to "Resolve uneven diffusion" patented technology

Low-pressure variable-temperature diffusion method of nanometer textured polycrystalline silicon solar cell

The invention discloses a low-pressure variable-temperature diffusion method of a nanometer textured polycrystalline silicon solar cell, and relates to the technical field of solar cells. The low-pressure variable-temperature diffusion method comprises the steps of cleaning of silicon wafers, vacuumizing, temperature rising, power on, cooling and wafer discharging. The pressure of diffusion gas keeps 0.001-0.8 Pa, the diffusion temperature range is from 600 to 950 degrees, the silicon wafers used are p-type silicon wafers and n type silicon wafers. Low-pressure diffusion and variable-temperature diffusion are combined, the problem of uneven diffusion of the nanometer textured silicon wafers is resolved, molecular movement of a diffusion source is accelerated under a low-pressure condition, an impurity source in a diffusion cavity is distributed evenly, the partial concentration difference on the surfaces of the silicon wafers is small, and an even diffusion environment is created. Meanwhile, inside a nanometer textured structure, the diffusion length of a gas source is large, the response time is short, and it is represented that similar diffusion source atmosphere exists within a certain period of time.
Owner:EOPLLY NEW ENERGY TECH

LED chip and manufacturing method thereof

The invention discloses an LED chip and a manufacturing method thereof. The LED chip includes a substrate, an epitaxial structure, a first transparent conductive layer, a current blocking layer, a second transparent conductive layer, a P electrode, and an N electrode. The epitaxial structure, which is arranged on the substrate, includes an N-type semiconductor layer, a quantum well light emitting layer and a P-type semiconductor layer arranged in sequence. The epitaxial structure has a groove in a preset region, and the groove is used to expose part of the N-type semiconductor layer. The P-type semiconductor layer has a first region, a second region and a third region. The first transparent conductive layer covers the first region. The current blocking layer covers the second region and one part of the first transparent conductive layer. The second transparent conductive layer covers the other part of the first transparent conductive layer, the third region and one part of the current blocking layer. The P electrode covers the other part of the current blocking layer. The N electrode is arranged in the groove and electrically connected with the N-type semiconductor layer. Through the technical scheme, the problem that the current in an LED chip diffuses unevenly is solved. The light emission uniformity of the LED chip is improved.
Owner:XIAMEN CHANGELIGHT CO LTD

Interdigital PN-junction battery structure of IBC battery and fabrication method of interdigital PN-junction battery structure

The invention discloses an interdigital PN-junction battery structure of an IBC battery and a fabrication method of the interdigital PN-junction battery structure. The battery structure sequentially comprises a silicon nitride anti-reflection film layer, a first silicon nitride thin film layer, an N-type single-crystal wafer substrate, an interdigital P region and N region layer, a second siliconnitride thin film layer and a Al2O3 thin film layer. The fabrication method comprises the steps of doping a back surface of the N-type single-crystal wafer substrate by a mode of printing and picoseconds laser doping, and performing phosphorus doping on a region which is not printed; growing a silicon nitride thin film by a mode of oxidization; depositing an intrinsic amorphous silicon layer; depositing the silicon nitride anti-reflection thin film; depositing the Al2O3 thin film; and opening a hole, and printing aluminum paste on the back surface to form a metal electrode. By the battery structure and the preparation method, the manufacturing process is reduced, and the manufacturing cost of the IBC battery is reduced; and moreover, the fabrication of high-quality PN on the back surface of the IBC battery can be achieved, and great output of an internal current of the IBC battery is achieved.
Owner:YELLOW RIVER PHOTOVOLTAIC IND TECH CO LTD +2

Pretreatment refining method for broad width silk fabric

The invention discloses a pretreatment refining method for a broad width silk fabric and belongs to the technical field of silk product pretreatment. The pretreatment refining method is characterizedby comprising the following treatment steps of charging water in a dyeing groove on a vehicle, performing heating to 58-63 DEG C, performing running for 2 passes, and draining off water; after preheating a large shaft, adding hot water with the temperature being 96-99 DEG C in the dyeing groove, and adding a refining additive; sealing a cover, performing running for 4 passes, and draining off thewater; performing washing for 3 passes with the hot water at the temperature of 96-99 DEG C, and then pouring the shaft with cold water; adding water in the dyeing groove, adding baking soda and desizing powder ZS-20 to prepare a refined solution, performing crystal form refining, performing running for 5-6 passes, and performing 4 cycles of back vehicles; and performing washing for 2 passes withthe hot water at the temperature of 96-99 DEG C, and then pouring the shaft with the cold water. The invention provides the pretreatment refining method aiming to the broad width silk fabric and mainly solves the defects of hard hand feeling of a head and a tail and different hand feelings at the left part and the right part of degumming of a silk fabric on a jig dyeing machine.
Owner:ZIBO DARANFANG SILK GRP

Normally-equipped integrated unit diode chip

The invention provides a normally-equipped integrated unit diode chip. The normally-equipped integrated unit diode chip comprises a first conductive type electrode, a second conductive type electrodeand a diode mesa structure located between the first conductive type electrode and the second conductive type electrode. The diode mesa structure comprises n diode units, wherein n is greater than orequal to 2. Each of the n diode units comprises a quantum well active region located on the first conductive type layer, a second conductive type layer located on the quantum well active region, an insulating dielectric layer located on the first conductive type layer and partially covering the second conductive type layer, and a transparent electrode located on the second conductive type layer and partially covering the insulating dielectric layer, wherein the second conductive type electrode is located on the insulating dielectric layer and partially covers the transparent electrode. According to the invention, the problem that the thickness of the transparent electrode limits the transverse diffusion of the current and the light extraction efficiency of the LED in the prior art is solved, the lumen output of the unit area unit diode chip is improved, and the lumen cost is reduced.
Owner:纳微朗科技(深圳)有限公司

Vertical integrated unit diode chip

The invention provides a vertical integrated unit light-emitting diode. The vertical integrated unit light-emitting diode comprises a first conductive type electrode, a second conductive type electrode and a diode mesa structure located on the first conductive type electrode, wherein the diode mesa structure comprises n diode units and a trench structure, and n is greater than or equal to 2; the trench structures are located between the diode units; the area of the diode mesa structure is determined according to the current diffusion length. The diode mesa structure also comprises a first conductive type layer, a second conductive type layer, a quantum well active region positioned on the first conductive type layer, wherein the thickness of the first conductive type layer is L1, the thickness of the second conductive type layer is L2, the thickness of the quantum well active region is L3, the trench depth L is greater than (L2+L3) and less than or equal to (L1+L2+L3), and the area ofthe diode mesa structure is determined according to the current diffusion length. According to the invention, the technical problem that a diode structure in the prior art is greatly limited in threeimportant parameters, namely, the lumen efficiency, the lumen density output and the lumen cost, is solved, the lumen output of a unit area chip is improved, and the lumen cost is reduced.
Owner:SHENZHEN INST OF WIDE BANDGAP SEMICON
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products