225 results about "Bit time" patented technology

A clock-signal adjusting method and device is used for adjusting a frequency of a clock signal according to a frequency of an input data. The input data is sampled with a sampling frequency m times of the clock frequency to obtain a data transition waveform indicating data transition timing distribution. A unitary bit time of the input data is divided into m zones. A frequency relationship between the clock signal and the input data is determined according to a shift of the data transition waveform relative to the zones. The frequency of the clock signal is adjusted according to the frequency relationship.

The present invention is a method of transmitting data of different bit rates in a simple manner and, if positive minimal multiples whose multiple operation values on the bit time lengths 1/Ai for a plurality of communication bit rates Ai become common are minimal multiples ai respectively, an optical line terminal constitutes a time division multiplex signal composed of a first data area having a bit rate Ai/ai and including frame synchronization information and a second data area in which packets addressed to each optical network unit of the bit rate Ai are time division multiplexed, and transmits the time division multiplex signal to a plurality of optical network units via a branching/multiplexing means.

A management method and management apparatus that can prevent deterioration of response performance of an entire system is suggested.

A management method and apparatus for managing a storage apparatus to which a hierarchical pool configuration technique is applied is designed to: select a migration-candidate virtual volume(s) from among virtual volumes to which a page(s) is allocated from a pool constituted from a storage tier(s) whose number of accesses per unit time has reached a performance threshold and whose used capacity has not reached a capacity threshold; select a pool(s) from which a page(s) is allocated to the virtual volume, as a migration source pool; also select a pool(s) constituted from a storage tier whose number of accesses per unit time has not reached the performance threshold, as a migration destination pool; decide a migration candidate pair(s) by combining the migration-candidate virtual volume(s) with the migration destination pool(s); calculate response performance of the entire system before and after migration respectively; and decide a migration candidate pair which is a migration object, based on the calculation result.

A data recovery system for a serial digital data link includes a data sampler, compare logic, a phase controller, and a phase shifter. The data sampler samples input data three times in a bit time which time is determined by clock pulses generated by the phase shifter, and recovers digital data according to a predetermined decision criterion. Data sampling phases are split so as to track the data eye. The compare logic compares the output of the data sampler according to a predetermined method. Phase controller uses the output of the compare logic and generates phase control signals. These signals are set so as to control the sampling times of the data sampler and to attain near optimally recovered data stream. The phase shifter uses the phase control signals and makes three different phase clocks from input clock. The input clock can be an external clock, or can be recovered from the external clock or input data stream.

A control device, such as a digital ballast controller, is adapted to be coupled to an electronic ballast, such as a DALI ballast, via a communication link, and is operable to determine whether the ballast is operating within the specifications of a predefined protocol standard, e.g., the DALI standard. For example, the control device may measure the bit times of a digital message received from the ballast and to determine if the bit times fall within the limits set by the standard. The control device may also determine the minimum delay time required between two digital messages received by the ballast and determine if the minimum delay time falls within the limit set by the standard. The control device may adapt its normal operation (e.g., how digital messages are received and transmitted) or may provide feedback (e.g., by flashing a lamp) in response to determining that the ballast is operating outside of the specifications of the standard.

Apparatus and methods for determining the timing of the data bit transitions. “N” assumptions of data bit transitions are used for determining N integrations of an incoming spread signal for data bit time periods where N is the data bit time period divided by the code time period. In a first variation, the N assumptions use N start times separated by code time periods. In a second variation, the N assumptions use N sign inversion times separated by code time periods. In either variation the unsigned values of the N integrations, respectively, may be combined for several data bit time periods. The assumed transition timing that results in the strongest of the N integrations is indicative of the timing of the data bit transitions.

A mechanism for de-skewing and aligning data bits sent between two chips on an elastic interface. On the receiving end of an elastic interface, the eye of each data bit within a clock/data group is delayed by less than a bit time to align the eyes with the nearest clock edge of a received clock signal. In addition to aligning the eyes of the individual data bits with the nearest clock edge, IAP patterns are used to determine the amount of further delay needed to line up the individual data beats from each data bit. If the data beats for the data bits are not aligned, all but the slowest data beat are delayed to align the data beats for all bits. The additional delay is achieved using sample latches that result in a delayed signal with less jitter. As a result of having less jitter, the received, de-skewed, and aligned clock/data group can be forwarded to the operative portion of the receiving chip at an increased frequency.

A delay section delays a detected signal by less than one bit time in NRZ data. A subtraction section performs subtraction between a delayed signal and the detected signal, and outputs a resultant signal. A clock extraction section extracts, from crossing points of a subtracted signal, crossing points whose time interval is more than or equal to Tb-α and less than or equal to Tb+β (0<α≦Tb/8, 0<β≦Tb: Tb is one bit time in the NRZ data), and outputs a synchronous signal synchronized with the extracted crossing point. A clock recovery section synchronizes a clock signal with the phase of the synchronous signal, and outputs a data clock signal. A determination section determines the polarity of the subtracted signal outputted from the subtraction section in accordance with the data clock signal, and outputs the determination result as NRZ data.

An optical fiber transmission system for soliton signals with wavelength multiplexing in which the bit times of the various channels lambd1 to lambdn of the multiplex are substantially synchronous, at least at one point. At least one saturable absorber is located at this point. The channels can be made synchronous by an appropriate selection of wavelengths, or by using optical delay lines, or the like. The saturable absorber then modulates the intensity of the soliton signals in the various channels of the multiplex. It is possible to use a clock for remotely driving the saturable absorber. The invention also relates to a corresponding transmission method. The invention makes it possible to transmit over long distances without using active components.

The invention belongs to the technology filed of wireless communication, relating to a method for jointly demodulating MSK (minimum shift keying) and DSSS (direct sequence spread spectrum) and a demodulator thereof. The demodulator comprises an error information obtaining module, a match filter module, a synchronous information trapping module, a demodulating module and a tracking module; and the method for jointly demodulating MSK and DSSS comprises the following steps of: (1) obtaining error information, (2) matching and filtering the error information, (3) trapping synchronous information, (4) demodulating, (5) tracking, or the like, and sending demodulation results to parent process so as to complete communication process. The invention has the advantage of better frequency compensation ability, thereby, solving the problems that a method for dispreading and demodulating direct sequence spread spectrum signals needs to be frequency offset estimated, complex extraction of PN code synchronization and bit synchronization, etc. Compared with the existing dispreading and demodulating method, the invention is simple as needing no carrier recovery module nor bit timing module, and is applicable to the wireless communication system.

Transition time of a data signal is controlled by applying different delays to the data signal and combining the delayed data signals. The transition time of the data output is determined by difference in delays applied to the data input and may be proportional to bit time of the bit clock. The data input may be applied directly to the delay elements or may be clocked by clock signals delayed by the delay elements. The delayed data is applied to parallel driver circuits. Supply voltage to the delay elements can be controlled to compensate for production and environmental variations. The supply voltage controller includes parallel delay elements of different delays and a phase comparator, the output of which controls the supply voltage applied to the delay elements.

Method for efficiently increasing the capacity of an optical channel which can operate in a given data rate B, by generating N modulated data streams with a bit rate of B/N and a bit-time of N/B at the transmission end, to be simultaneously transmitted from a transmission end to a receiving end of the channel. A shift of 1/B*N between the first modulated data stream and each of its N−1 subsequent modulated data streams is generated using time delay or phase shifting and then the first modulated data stream and its shifted subsequent modulated data streams are combined into a composite multilevel signal with up to N levels and the composite multilevel signal is transmitted to a receiving end of the channel. At the receiving end, the composite multilevel signal is sampled N times during each bit-time, in order to obtain a vector with N elements at each time, such that each element has N+1 possible values and corresponds to the order of a sample. Each of the N modulated data streams are reconstructed by vectorial MLSE, preformed for each element by calculating the joint conditional PDF.

The invention provides a method and a system for realizing checksum updating of a 1588UDP (User Datagram Protocol) packet in multiple MAC (Media Access Control). The method comprises the following steps that: a message outlet processing module reads message data, edits a message header and modifies the message data, substitutes a modified 64-bit time stamp or a time modification domain value with 0, and obtains the value of the original 16-bit UDP checksum by calculation; the current 64-bit time stamp is obtained from a PTP (Precision Time Protocol) engine through a message time identification point, and the value of new 16-bit UDP checksum is obtained based on the value of the original 16-bit UDP checksum by incremental computation; and the MAC substitutes the value of the new 16-bit checksum and the 64-bit time stamp for the previous data while transmitting the message to the position on which the data are modified. In the method, the UDP checksum computing mode before the PTP message enters into an MAC end is modified, and the 64-bit original time stamp or the time modification domain value is not needed to be stored in multiple MAC, so that use of a register or a memory is reduced greatly, and design cost of chips is also reduced.