Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

100results about How to "Achieve monolithic integration" patented technology

Hybrid integrated laser based on BCB (benzocyclobutene) bonding process and manufacturing method thereof

The invention provides a hybrid integrated laser based on BCB (benzocyclobutene) bonding process and a manufacturing method thereof. The hybrid integrated laser comprises an SOI-based optical waveguide chip including a silicon substrate, a buried oxide layer and a silicon waveguide structure, a BCB coating layer, a III-V group laser epitaxial layer, a heat sink through hole and a polycrystalline silicon heat sink filled in the heat sink through hole, wherein the III-V group laser epitaxial layer is provided with a bottom contact layer, an active layer, a tunnel junction and a top contact layer; the heat sink through hole runs through the III-V group laser epitaxial layer, the BCB coating layer and the buried oxide layer, as well as a silicon nitride isolation layer combined with the he surface of the III-V group laser epitaxial layer and provided with electrode through holes and an electrode structure. The hybrid integrated laser based on BCB bonding process and the manufacturing method thereof realize the monolithic integration of the SOI-based optical waveguide chip and the III-V group laser epitaxial layer by adopting the BCB bonding process, and improve the performance of the laser by introducing the polycrystalline silicon heat sink structure. The hybrid integrated laser based on BCB bonding process can be used as a silicon substrate light source device and provides an on-chip light source for a silicon substrate light integrated chip.
Owner:南通新微研究院 +1

Silicon-based integrated on-chip multimode optical switching system compatible with wavelength division multiplexing signals

A silicon-based integrated on-chip multimode optical switching system compatible with wavelength division multiplexing signals comprises a multimode optical switching array, N groups of wavelength division-mode division multiplexing optical signal transmitting and receiving systems, and a peripheral driving circuit system, an electrical serial-parallel conversion and parallel-serial conversion system and a high-speed data input and output electrical bus which are used for supporting the system on the chip. According to the system, high-speed serial electric signals generated by data processing nodes are converted into parallel multi-channel electric signals to be input; the optical signal is converted into an optical signal through a modulator array and is loaded on an optical carrier wave of which the wavelength and the mode are multiplexed together; the optical signals enter the multi-mode optical switching array through the multi-mode waveguide input port, are demultiplexed into optical signals of multiple channels after reaching the target port, are converted into parallel electric signals through the photoelectric detector, and are finally reduced into high-speed serial signals to be provided for a data node of the target port for use. The system has the characteristics of low energy consumption, high bandwidth and low delay. The data input interface and the data output interface are both electric domains and are compatible with data interfaces of various existing processors.
Owner:LANZHOU UNIVERSITY

Integrated opto-electronic device for generating high-frequency microwave by light heterodyne method

The invention belongs to the photoelectronic device preparation technical range in the microwave photonics field, in particular relates to an integrated photoelectronic device which utilizes an optical heterodyne method to generate high-frequency microwaves. A main laser and a slave laser of the integrated photoelectronic device are parallelly arranged on a substrate on which a lower optical guiding layer, an MQW active layer, a grating layer, an upper optical guiding layer, an upper cladding and an ohmic contact layer are orderly extended outwards and integrated together; one end of the main laser and one end of the slave laser realize coupling of modulation sidebands through a multimode interferometer or an annulet structure, and injection locking is performed; then coupling out is performed by the multimode interferometer, heterodyne is performed, the high-frequency microwaves can be obtained. Therefore, differences of laser radiated wavelengths are realized by means of controlling working temperature and injection current of a DFB laser, thereby achieving the effect of injection locking of sidebands. The invention has a novel structure and simple production process, and has broad application prospect in the future high-speed communication field.
Owner:TSINGHUA UNIV

Non-refrigeration infrared detector array based on polysilicon PN junction and preparing method thereof

InactiveCN101435722ACompatible with the production processEase of monolithic integrationPyrometry using electric radation detectorsPhysicsDetector array
The invention relates to a non-refrigerated infrared detector array based on temperature characteristics of a polycrystalline silicon PN junction and a preparation method thereof. The preparation method for the array comprises the following steps: step A, etching, filling and flatting a deep groove in order to divide an infrared detection unit transversely; step B, depositing an embedded oxygen layer and a top silicon layer on the front side of a bottom silicon layer; step C, forming an insulated isolation groove on the front side of the top silicon layer in each infrared detection unit and manufacturing a polycrystalline silicon conducting wire on an insulated cantilever beam; step D, setting a plurality of tandem polycrystalline silicon PN junctions on the top silicon layer in each infrared detection unit; step E, forming a double-layer metal wiring; and step F, manufacturing a suspended insulated cantilever beam in the each infrared detection unit, and etching the bottom silicon layer to form a cavity. The preparation method uses favorable temperature characteristics of the polycrystalline silicon PN junction to obtain detection result of infrared radiation strength through measuring changes of voltage at two ends of the polycrystalline silicon PN junction.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

Ultrahigh-speed burst mode clock restoring circuit based on gate-control oscillator

The invention provides an ultrahigh-speed burst mode clock restoring circuit based on a gate-control oscillator, comprising the gate-control oscillator, four frequency dividers, a frequency-discrimination device, a charge pump, a low-pass filter, an interior clock buffer and a semi-velocity data restoring circuit. The ultrahigh-speed burst mode clock restoring circuit is characterized in that an output clock of the gate-control oscillator can restore a clock signal from input data of any phases within a plurality of bit times when data turn over under traction action of the input data, wherein the phase of the clock signal is aligned with the phase of the input data; the four frequency dividers, the frequency-discrimination device, the charge pump, the low-pass filter and the interior clock buffer are used for analyzing relation of output lock signal frequency and reference frequency and providing a control signal for the gate-control oscillator, and the semi-velocity data restoring circuit resets the data according to the restored clock signal to generate a restored data signal. The ultrahigh-speed burst mode clock restoring circuit disclosed by the invention is suitable for an optical fiber communication system, and in particular relates to a burst mode optical communication system taking a ten-gigabit Ethernet passive optical network technology as representation.
Owner:SOUTHEAST UNIV

Dual-layer polarization uncooled infrared detector structure and preparation method thereof

ActiveCN107117579AImprove fill factor and infrared absorption efficiencyHigh fill factorTelevision system detailsPiezoelectric/electrostriction/magnetostriction machinesPolarization sensitiveResonant cavity
The invention relates to a dual-layer polarization uncooled infrared detector structure. The uncooled infrared detector structure comprises a semiconductor base and a detector body, wherein the detector body comprises an insulating medium layer, a metal reflecting layer, a first support layer, a metal electrode layer, a first protective layer, a second support layer, an electrode metal layer, a thermosensitive layer and a second protective layer; a first resonant cavity is formed between the first support layer and the insulating medium layer; a second resonant cavity is formed between the first protective layer and the second support layer; the thermosensitive layer is arranged on the electrode metal layer, and the dual-layer structure improves the infrared absorption efficiency of the pixel; a polarization structure is arranged on the second protective layer so as to realize the monolithic integration of a polarization sensitive type infrared detector, thereby greatly lowering the difficulty of the optical design; the invention further relates to a preparation method of the detector structure. The preparation method comprises a step of preparing the dual-layer uncooled infrared detector, and further comprises the step of preparing the polarization structure on the dual-layer uncooled infrared detector.
Owner:YANTAI RAYTRON TECH

Silicon-based photoelectric detector for photoelectric monolithic integration and preparation method thereof

ActiveCN101719504AOvercome the disadvantage of low frequency responseOvercome the shortcoming of poor shortwave responseFinal product manufactureSemiconductor/solid-state device manufacturingMetallic aluminumSilicon oxide
The invention discloses a silicon-based photoelectric detector for photoelectric monolithic integration and a preparation method thereof, which relates to a silicon-based photoelectric monolithic integrated circuit. The invention provides the silicon-based photoelectric detector which is completely compatible with the commercial BCD standard technology and is used for photoelectric monolithic integration, and provides the preparation method thereof. The silicon-based photoelectric detector is provided with a P type silicon substrate, a BN+ epitaxial layer, a BP+ epitaxial layer, an N-EPI epitaxial layer, an N-well layer, a P-well layer, a P+ layer, an N+ layer, an Al layer, a field oxide layer, SiO2 insulating medium layers and a Si3N4 surface passivation layer, wherein the P type silicon substrate, the BN+ epitaxial layer, the BP+ epitaxial layer, the N-EPI epitaxial layer, the N-well layer, the P-well layer, the P+ layer and the N+ layer are arranged on the same silicon wafer; the field oxide layer is a silicon oxide layer generated on the surface of the silicon wafer; a metallic aluminum layer is deposited on the surface of the silicon wafer; three SiO2 insulating medium layers are attached to the silicon substrate from bottom to top according to the preparation sequence through the deposition technology; and the Si3N4 surface passivation layer is attached to the SiO2 insulating medium layers through the deposition technology.
Owner:XIAMEN UNIV

Method for manufacturing monolithic polysilicon cantilever structure

The invention relates to a method for manufacturing a monolithic polysilicon cantilever structure. In the invention, a processing step of the polysilicon cantilever structure is inserted in a conventional BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) technical process, the deposition and the annealing of polysilicon are finished and an MEMS (Micro-Electro-Mechanical Systems) high-temperature process is prevented from influencing on the metalation process before the metalation process. In the release process of the polysilicon cantilever structure, a special etching solution is adopted, and a negative photoresist is used as a post of the polysilicon cantilever structure so as to effectively avoid the problem of substrate adhesion in the cantilever structure release process by using a wet method. The method provided by the invention solves the technical problems of compatibility between a manufacture process of the polysilicon cantilever structure and a processing process of a BiCMOS circuit, realizes the monolithic integration of the polysilicon cantilever structure and a BiCMOS signal processing circuit, and can be widely applied to the monolithic integration manufacture field of MEMS sensors, such as capacitive accelerometers, gyroscopes, and the like.
Owner:NO 24 RES INST OF CETC

Coupler structure based on BCB bonding technology and production method thereof

The invention provides a coupler structure based on BCB bonding technology and a production method thereof. The coupler structure is characterized in that a silicon substrate and a buried oxide layer disposed on the silicon substrate are provided; a silicon waveguide is disposed on the buried oxide layer, and a first cone-shaped coupling structure is connected with one end of the silicon waveguide; a BCB cladding is disposed on the surface of the buried oxide layer, and is used to cover the silicon waveguide and the first cone-shaped coupling structure; an III-V group optical gain structure is disposed on the surface of the BCB cladding, and a second cone-shaped coupling structure is connected with one end of the III-V group optical gain structure; the first cone-shaped coupling structure and the second cone-shaped coupling structure are in a reverse arrangement, and the projected parts on the horizontal plane are superposed with each other. The mixed integration of the III-V group optical gain structure and the silicon waveguide can be realized, and the mode conversion zone can be formed by adopting the reserve arrangement of the first cone-shaped coupling structure and the second cone-shaped coupling structure, and therefore the length of the coupling structure can be greatly shortened, and the coupling efficiency is high; when the thickness of the BCB cladding is changed, the change amplitude is small, and the coupling efficiency is more stable.
Owner:南通新微研究院 +1

Temperature and pressure integrated sensor and preparation method thereof

The invention discloses a temperature and pressure integrated sensor and a preparation method thereof, belongs to the technical field of sensors, and aims to solve the technical problem that signals acquired by the sensor through wire transmission are affected and even cannot work in some extremely severe environments. A temperature and pressure integrated sensor comprises a substrate and a piezoelectric material arranged on the surface of the substrate, a resonator is arranged on the piezoelectric material, and a sealing cavity is formed in the substrate. The temperature is measured by utilizing the effect that the resonant frequency of the delay line SAW resonator deposited on the piezoelectric material can be changed along with the external temperature; the pressure is measured by utilizing the effect that the resonant frequency of the delay line SAW resonator growing on the cavity can be changed along with the external pressure. The temperature and pressure integrated sensor does not need to be driven by an internal energy source and does not need a wire to transmit signals, so that the sensor has the characteristics of being wireless, passive and capable of working in extremely severe environments such as high temperature, high pressure and sealed space.
Owner:HOHAI UNIV CHANGZHOU

Ring gate field effect transistor and preparation method thereof

The invention relates to a ring gate field effect transistor and a preparation method thereof. The preparation method includes the following steps that: a first gate dielectric layer, a channel layer, a second interface control layer, a source-drain layer and a semiconductor material layer are formed on a substrate; the semiconductor material layer is removed through etching, a structure shaped like a Chinese character ''tu' is formed in a channel region along a longitudinal direction through etching, the etching of the protruding part of the structure shaped like a Chinese character ''tu' is performed until arriving at the second interface control layer, and the etching of two sides of the structure shaped like a Chinese character ''tu' is performed until arriving at the first gate dielectric layer; third interface control layers grow on two side walls of the protruding part of the channel region, and a second gate dielectric layer and a second gate metal layer are formed on the upper surface of the protruding part from bottom to top, wherein the upper surface of the protruding part is separated from a source region and a drain region by a certain distance, and the second gate dielectric layer and the second gate metal layer extend to the side walls of the third interface control layers and the upper surfaces of flat stages at two sides of the protruding part; and a source-drain metal layer is formed at a portion at the upper surface of the source-drain layer in the source region and the drain region, wherein the portion is adjacent to the outer side of the upper surface of the source-drain layer. According to the transistor provided by the invention, channel scattering can be decreased, channel carrier mobility, gate control ability and current driving ability can be improved, and a short channel effect and a DIBL effect can be effectively suppressed.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

Substrate structure with high mobility and preparation method thereof

The invention discloses a substrate structure with high mobility and the preparation method thereof, and belongs to the technical filed of semi-conductor integration. The substrate structure includes a single crystal silicon substrate, a buffer layer, a potential barrier layer, an indium-gallium-arsenic monocrystal layer, a blocking layer and a germanium monocrystal layer, wherein the buffer layer is placed on the single crystal silicon substrate; the potential barrier layer is placed on the buffer layer; the indium-gallium-arsenic monocrystal layer is placed on the potential barrier layer; the blocking layer is placed on the indium-gallium-arsenic monocrystal layer; and the germanium monocrystal layer is placed on the blocking layer. Through adopting the substrate structure and the preparation method thereof, a CMOS (complementary metal oxide semiconductor) device with high mobility and the combination of indium, gallium, arsenic and germanium can be realized on the silica-based substrate, or other semi-conductor devices with high mobility can be prepared on the indium-gallium-arsenic monocrystal layer and the germanium monocrystal layer, the substrate structure can be used for preparing the silica-based device, and the photoelectric device can be prepared through adopting the potential barrier layer, the monolithic integration of multiple unit semi-conductor devices can be facilitated, the performance can be improved, and the power consumption can be reduced.
Owner:INST OF MICROELECTRONICS CHINESE ACAD OF SCI

Organic-inorganic hybrid integrated variable optical attenuator and preparation method thereof

The invention discloses an organic-inorganic hybrid integrated variable optical attenuator and a preparation method thereof, and belongs to the technical field of planar optical waveguide devices and preparation thereof. The organic-inorganic hybrid integrated variable optical attenuator is composed of a silicon substrate, a silicon dioxide lower cladding layer, a germanium-doped silicon dioxide input waveguide and a germanium-doped silicon dioxide output waveguide which are of strip-shaped structures, an interlayer converter based on a vertical MMI structure, a boron and phosphorus-doped silicon dioxide upper cladding layer, a 1 * 1 Mach-Zehnder thermo-optical switch, a polymer upper cladding layer and a heating electrode, wherein the refractive indexes of the input waveguide and the output waveguide are larger than the refractive index of the silicon dioxide upper cladding. The vertical MMI is compact in structure, a VOA device of a traditional inorganic PLC is replaced with a polymer thermo-optical switch type VOA device, and transmission of light from a lower-layer inorganic waveguide to an upper-layer polymer waveguide is achieved; the light transmission power is efficiently adjusted, device power consumption is low, and monolithic integration of organic and inorganic photonic devices is achieved; and the organic-inorganic hybrid integrated variable optical attenuator is compatible with an existing silicon dioxide PLC technology, is easy for large-scale production and low in cost.
Owner:JILIN UNIV

Organic-inorganic hybrid integrated polymer variable optical attenuator and preparation method thereof

The invention discloses an organic-inorganic hybrid integrated polymer variable optical attenuator with a vertical multimode interference device structure and a preparation method thereof, and belongs to the technical field of polymer optical waveguide variable optical attenuators. The silicon dioxide lower cladding layer is prepared on the substrate; the silicon dioxide input waveguide unit, the polymer core layer waveguide unit and the silicon dioxide output waveguide unit are prepared on the silicon dioxide lower cladding layer along the light propagation direction; and the silicon dioxide lower cladding is arranged on the silicon dioxide input waveguide unit, the silicon dioxide upper cladding is arranged on the silicon dioxide lower cladding and wraps the silicon dioxide input waveguide unit and the silicon dioxide output waveguide unit, the polymer cladding is arranged on the silicon dioxide upper cladding and the polymer core layer waveguide unit, and the metal modulation electrode is arranged on the polymer cladding. The variable optical attenuator has the advantages of compact structure, low power consumption, high response speed, large extinction ratio and the like, can be used in a WDM (Wavelength Division Multiplexing) system in optical communication, and plays a role in balancing power.
Owner:JILIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products