Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

5results about How to "Less crashes" patented technology

A hardware atomic jump execution interface for a computing center

The application discloses a kind of hardware atomic jump execution interfaces of wisdom calculation center, belong to wisdom calculation center instruction execution technical field, solve the problem that existing atomic jump instruction is easily interrupted, execution integrity cannot be guaranteed, dependent on software analysis, easily be multi-instruction preemption channel.The interface is exclusive physical interface, with general data instruction interface whole hardware electrical isolation, only for the transmission and execution of hardware level atomic jump instruction;Core includes single instruction whole process physical exclusive hardware channel, atomic instruction hardware identification circuit, non-interruptible hardware execution module;Channel whole process physical exclusive in single instruction execution cycle, without any multiplexing mechanism;Atomic instruction feature code is identified by non-reconfigurable fixed hardware logic, without software pre-intervention port;Execution whole process without any interruption can be broken, can guarantee the uniqueness of instruction execution, non-interruptibility and integrity.The application realizes hardware level atomic jump execution without software dependence, can effectively reduce the probability that instruction is interrupted, tampered, preemption, execution reliability is high, applicable to the accurate and reliable execution scene of wisdom calculation center, supercomputing center bottom hardware instruction.
Owner:陈立波

A method for realizing packet cache sorting and extraction based on FPGA

The application provides a method for packet cache sorting and extraction based on FPGA, aiming to improve the data packet processing efficiency in high-speed network environment. The method utilizes the parallel processing advantage of FPGA and realizes the reception, preprocessing, classification, cache allocation, sorting and extraction of data packets through a series of logical steps. The core algorithm adopts a score comparison mechanism to calculate the score of each data packet and quickly locate the position of the sorted data packet through cumulative score to achieve efficient extraction. In addition, the application also includes a resource dynamic allocation strategy, which dynamically adjusts resource allocation according to real-time traffic, and a forwarding resource recycling logic to ensure timely recycling and reuse of resources. This technical solution is suitable for network communication systems that require high-speed data processing and forwarding, not only improving the speed and accuracy of data packet processing, but also optimizing the allocation and utilization of FPGA internal resources, reducing system delay, and enhancing the real-time performance and stability of network communication.
Owner:NANJING BALANCE NETWORK TECH CO LTD

A personalized learning path dynamic regulation method and system based on limited computing resources

The application discloses a kind of based on the dynamic regulation and control method and system of personalized learning path of limited computing resources, including the acquisition student completes the learning interaction when the learning characteristic data, based on the learning characteristic data adopts linear weighting model calculation student's mastery to current knowledge point, constructs finite state automaton, according to the size relationship of the mastery and preset first threshold value, second threshold value, triggers state conversion, and according to current state executes corresponding learning path regulation action.The application guarantees the accuracy of learning condition evaluation under the constraint of limited computing resources, and improves stability.
Owner:GANZHOU ZANXIAN ROAD PRIMARY SCHOOL

Sql precompilation method, apparatus, server, and storage medium

Embodiments of the present application relate to the technical field of database, in particular to a SQL precompilation method and device, a server and a storage medium. The SQL precompilation method comprises: obtaining a SQL precompilation request, wherein the SQL precompilation request carries a precompilation statement; detecting whether a global precompilation object corresponding to the precompilation statement exists in a global memory; returning a precompilation success instruction to a client in the case that the global precompilation object corresponding to the precompilation statement exists; and creating a global precompilation object according to the precompilation statement and using the created global precompilation object for precompilation in the case that the global precompilation object corresponding to the precompilation statement does not exist. The SQL precompilation method provided by the embodiments of the present application aims to significantly reduce the memory space occupation while improving the database performance.
Owner:JINZHUAN INFORMATION TECHNOLOGY CO LTD

Heat dissipation structure of table double-head electromagnetic cooker

This utility model discloses a heat dissipation structure for a tabletop dual-burner induction cooker, relating to the field of kitchen appliance technology. The heat dissipation structure includes a shell, a heating mechanism, a printed circuit board assembly, and a heat dissipation mechanism. The shell has a receiving cavity and an air inlet and an air outlet respectively communicating with the receiving cavity. The heating mechanism includes a first coil and a second coil. The heat dissipation mechanism and the shell enclose a guide air duct communicating with the air inlet. The heat dissipation mechanism includes an axial fan disposed within the guide air duct. The guide air duct has multiple air vents, including a first air vent, a second air vent, and a third air vent. This utility model's technical solution, by employing a single axial fan and multiple air vents, optimizes the overall layout, ensuring efficient heat dissipation while reducing the number of parts and complex assembly steps such as related fasteners and wiring. This significantly simplifies the assembly process and reduces manufacturing costs and process difficulty.
Owner:SHENZHEN TOPBAND CO LTD