Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

89 results about "Dataflow computation" patented technology

SDN network multi-link fault recovery method and system for multi-stream coexistence

The invention relates to an SDN network multi-link fault recovery method and system for multi-flow coexistence. The method comprises the steps that when it is monitored that a link fault occurs in anSDN network, acquiring starting points and ending points of all faulted links and original paths and bandwidth requirements of all interrupted data streams, updating a network topology, and calculating the available bandwidth of a current normal link; calculating a rerouting path for the interrupted data stream based on the current network topology and the available bandwidth; and generating a flow table entry according to the rerouting path, and installing the flow table entry to a corresponding switch to complete rerouting of the interrupted data flow. The method and the device are suitablefor scenes where multiple link faults exist in the SDN network and multiple data streams pass through each faulted link; in order to minimize the communication cost of a controller and a switch, an original optimization problem is decomposed into a plurality of sub-problems which can be executed in parallel, so that rapid recovery of faults is realized, the installation cost of flow table items isreduced, the service interruption time is shortened, the continuity of data flow is ensured, and the performance of the SDN is improved.
Owner:SHANDONG COMP SCI CENTNAT SUPERCOMP CENT IN JINAN

Multi-core tensor processor of neural network

The invention discloses a multi-core tensor processor of a neural network. The multi-core tensor processor comprises a main controller, a reconstruction controller and a plurality of data flow calculation engines, the main controller is used for providing a control and state interface of the neural network tensor processor for an external control unit, and providing first configuration informationand a first initial signal for the reconstruction controller; the reconstruction controller receives the first configuration information and the first starting signal, obtains a reconstruction instruction of an external memory after the first starting signal is valid, and analyzes the reconstruction instruction to generate multiple groups of second configuration information and second starting signals; and each data flow calculation engine respectively receives the corresponding second configuration information and the second initial signal, performs function configuration according to the second configuration information, acquires data and parameters of the external memory to execute operation after the second initial signal is valid, and writes a calculation result into the external memory. The multi-core tensor processor is suitable for performing centralized calculation on a neural network algorithm, and has universality and expandability.
Owner:厦门壹普智慧科技有限公司

Dynamic reconfigurable system adaptable to plurality of dataflow computation modes and operating method

The invention relates to the technical field of reconfigurable circuits and systems, and discloses a dynamic reconfigurable system adaptable to a plurality of dataflow computation modes and an operating method. The dynamic reconfigurable system comprises an embedded microprocessor, a configuration controller, a multi-port memory controller and a plurality of reconfigurable processing units. A dataflow communication interface and a control interface, which can be separated, are adopted for each reconfigurable processing unit, so that the embedded microprocessor can be used for dynamically configuring the functions and interconnection structure of each reconfigurable processing unit to be adapted to the dataflow computation modes. Compared with the conventional system with a bus and a fast simplex link (FSL) structure, the system has the advantages that the resource reconfigurability of a field programmable gate array (FPGA) is fully utilized, and functions and structures, which are matched with the dataflow computation modes, are configured during operation to improve a communication bandwidth and the processing performance of dataflow driving application; and moreover, the system is high in structural adaptability and expansibility, and the invention is significant for a dataflow processing-oriented dynamic reconfigurable system.
Owner:SHANGHAI ANLOGIC INFOTECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products