Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

4results about How to "Simplify the troubleshooting process" patented technology

A method for debugging the entire lifecycle of an AMP system RTOS based on Linux terminal penetration.

This invention discloses a method for full lifecycle debugging of RTOS in AMP systems based on Linux terminal penetration. The core steps of this method include: during system initialization, loading an enhanced inter-core communication driver, configuring multiple functional channels and shared memory, completing interactive terminal application initialization, and adapting to multi-mode interaction; during command pass-through and forwarding, capturing user input and processing it differently, encapsulating it according to a preset protocol, and achieving differentiated transmission through an adaptive window flow control algorithm; during real-time response echoing, ensuring interaction consistency based on bidirectional state synchronization and precise terminal simulation; and during the full lifecycle startup log capture stage, achieving full startup log capture, Linux-side time alignment, and late-start recovery. This invention requires no additional hardware, reduces debugging costs and system resource consumption, improves multi-core collaborative debugging efficiency, achieves full lifecycle debugging coverage of the RTOS, and is adaptable to resource-constrained small-core scenarios.
Owner:TRONLONG

Method for verifying cache validity of master device and computing device

The invention provides a method for verifying cache validity and a computing device, the method is applied to verification of cache validity of a master device during data transmission between the master device and a slave device of a high-speed serial bus, and the method comprises the following steps: the master device opens a first cache to map a first continuous memory allocation area; the slave device maps a second cache of a second continuous memory allocation area; the master device writes first data into the mapped first continuous memory allocation area; the master device writes first data into a second continuous memory allocation area of the slave device in a first mode; the master device informs the slave device of the data write-in message and the first data in a second mode; data received from the device is used as second data; the slave device reads data in the second continuous memory allocation area as third data; and comparing the second data with the third data, and if different, verifying that the cache of the master device is valid. According to the technical scheme, the cache validity can be verified, the hardware use cost is reduced, and the data transmission efficiency is improved.
Owner:SHENZHEN CORERAIN TECH CO LTD

Avionics control panel integration test system, test method and test equipment

The invention provides an avionics control panel integration test system, a test method and test equipment. The test system comprises a multi-path power supply output module used for providing various power supplies with different types, voltages and frequencies for the avionics control panel; the power supply input management module is used for being connected with an external power supply so as to receive and process two externally input power supplies with different specifications; the multi-path signal control and monitoring module is used for simulating discrete control signals input to the avionics control panel and monitoring response signals of the avionics control panel; the data communication module is used for carrying out standardized digital data communication with an avionics control panel; and a plurality of power supply and signal test points which are distributed in the modules and are used for being connected with external test equipment so as to monitor power supply output parameters and signal levels in real time. The test system is adopted in the test method. The test device comprises a circuit board and an electronic component for implementing the test system.
Owner:SHENZHEN KERONGDA AVIATION TECH CO LTD