Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

5results about How to "Improve read and write performance" patented technology

Chip package structure and method

This invention discloses a chip packaging structure and method, including a molding compound I, which encapsulates at least four layers of chips. Through-holes (TVMs) are fabricated on the molding compound I and metallized. Redistribution lines are provided on the molding compound I, and balls are placed on the redistribution lines. This invention achieves vertical interconnection of multiple layers of chips through staggered chip stacking combined with TMV technology, effectively utilizing space and reducing package size. The TMV vias employ a solid metallization scheme, which can effectively improve the power integrity and signal integrity of the product, enhance the read / write performance of the storage product, increase I / O density and bandwidth, and reduce power consumption. The packaging structure can include multiple stacked structure arrays, suitable for large-scale integration, increasing packaging density.
Owner:JIANGSU PANGU SEMICONDUCTOR TECHNOLOGY CO LTD

Methods, systems, media, and devices for Java garbage collectors in heterogeneous memory

This invention provides a method, system, medium, and device for garbage collection in a Java garbage collector for heterogeneous memory. This garbage collector follows the approach of generational garbage collectors. Its key feature is that, addressing the unsuitability of writing operations on non-volatile memory, it re-partitions the Java heap to mitigate the impact of poor write performance and low write endurance on non-volatile memory. Compared to existing technologies, this invention captures the semantics of Java objects, thereby improving performance and reducing wear and tear on non-volatile memory. Furthermore, based on the mainstream Java Virtual Machine, it is easy to promote and apply.
Owner:SHANGHAI JIAOTONG UNIV

A small-sized printed circuit board RFID tag antenna resistant to metal interference

This invention discloses a small-sized printed circuit board radio frequency identification (RFID) tag antenna with anti-metal interference, comprising three metal layers from top to bottom. The top layer is a radiating layer with a "U"-shaped antenna of zigzag structure on its surface. The middle layer is an impedance matching layer with a non-resonant loop structure on its surface. The bottom layer is a grounding shielding layer. An FR-4 dielectric substrate is placed between the top radiating layer and the impedance matching layer, and similarly, an FR-4 dielectric substrate of the same thickness is placed between the impedance matching layer and the grounding shielding layer. Furthermore, short-circuit walls connecting the three metal layers are provided on both sides of the edges. This invention utilizes mature printed circuit board (PCB) processing technology, enabling efficient and low-cost manufacturing of the tag antenna. The stability and consistency of PCB processing technology ensure product quality while supporting large-scale mass production, suitable for industrial applications. Combined with the multi-layer antenna design of this invention, the precise processing of complex electromagnetic structures is achieved through standardized processes, simplifying the production process and significantly reducing manufacturing costs. Compared with traditional ceramic antenna designs that require precise material preparation, molding and sintering steps, this invention is not only easier to process, but also more cost-effective and easier to promote and apply.
Owner:JIANGSU JUICE MICROELECTRONICS TECHNOLOGY RESEARCH INSTITUTE CO LTD

Request processing methods and apparatus, electronic devices, computer-readable storage media

ActiveCN116150094BImprove writing efficiencyReduce write blocking probabilityFile metadata searchingEnergy efficient computingComputer hardwareEngineering
This disclosure provides a request processing method, apparatus, electronic device, and computer-readable storage medium. The method includes: when a target data area of ​​a database is detected to meet the triggering conditions for a write request, obtaining a first write request currently triggered in the target data area, wherein the target data area is any data storage unit corresponding to the database; if a write request for the target data area already exists in a preset write request query queue, then determining that a target timed write request exists in the target data area; the target timed write request is a triggered and pending timed write request, and the target timed write request has a set delay time; setting the delay time of the target timed write request to zero, and the target timed write request is executed immediately; and storing the first write request in the write request query queue. According to the method of this disclosure, the probability of client write blocking to data areas in the database can be reduced, and the read / write performance of the database can be improved.
Owner:MASHANG CONSUMER FINANCE CO LTD