Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

457results about "Variable inductances/transformers" patented technology

Power supply system

A power supply system according to the present invention comprises: a primary side coil; a power transmission apparatus having a primary side circuit for feeding a pulse voltage resulted from switching a DC voltage which is obtained by rectifying and smoothing a commercial power supply to the primary side coil; a secondary side coil magnetically coupled to the primary side coil; and power reception equipment having a secondary side circuit for rectifying and smoothing voltage induced across the secondary side coil, wherein there is provided a power adjusting section for adjusting a level of power to be transmitted according to power required by the power reception equipment. The power adjusting section has, in the primary side circuit, a carrier wave oscillation circuit for supplying a carrier wave to the primary side coil, a demodulation circuit for demodulating a modulated signal transmitted from the secondary circuit and received by the primary side coil, and a power change-over section for selecting a level of power to be transmitted according to an information signal from the power reception equipment and demodulated by the demodulation circuit. The power adjusting section has, in the secondary side circuit, a modulation circuit for modulating the carrier wave fed from the carrier wave oscillation circuit and received by the secondary side coil with the information signal from the power reception equipment and transmitting the modulated signal.
Owner:SHARP KK

Power supply system

A power supply system is provided, having: a primary side coil; a power transmission apparatus having a primary side circuit for feeding a pulse voltage resulted from switching a DC voltage which is obtained by rectifying and smoothing a commercial power supply to the primary side coil; a secondary side coil magnetically coupled to the primary side coil; and power reception equipment having a secondary side circuit for rectifying and smoothing voltage induced across the secondary side coil, wherein there is provided a power adjusting section for adjusting a level of power to be transmitted according to power required by the power reception equipment. The power adjusting section has, in the primary side circuit, a carrier wave oscillation circuit for supplying a carrier wave to the primary side coil, a demodulation circuit for demodulating a modulated signal transmitted from the secondary circuit and received by the primary side coil, and a power change-over section for selecting a level of power to be transmitted according to an information signal from the power reception equipment and demodulated by the demodulation circuit. The power adjusting section has, in the secondary side circuit, a modulation circuit for modulating the carrier wave fed from the carrier wave oscillation circuit and received by the secondary side coil with the information signal from the power reception equipment and transmitting the modulated signal.
Owner:SHARP KK

Integrated spiral inductor

An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors with shields to increase circuit Q. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator. The VCOs in the PLLs are centered using a control circuit to center the tuning capacitance range. A differential crystal oscillator is advantageously used as a frequency reference. Differential signal transmission is advantageously used throughout the receiver. ESD protection is provided by a pad ring and ESD clamping structure that maintains signal integrity. Also provided are shunts at each pin to discharge ESD build up. The shunts utilize a gate boosting structure to provide sufficient small signal RF performance, and minimal parasitic loading.
Owner:AVAGO TECH INT SALES PTE LTD

Control method for single-phase grid-connected lcl inverter

A method of controlling the grid-side current of a single-phase grid-connected converter having an LCL filter connected between the output of the converter and the grid. The method includes measuring a grid voltage (vS) and at least one signal in a group of signals consisting of a grid-side current (i0), a converter-side current (i1) and a capacitor voltage (vC0). The method includes estimating the fundamental component (vS,1) of the grid voltage (vS), forming a grid-side current reference (i0*), a converter-side current reference (i1*) and a capacitor voltage reference (vC0*) for the grid-side current of the LCL filter using the fundamental component of the grid voltage (vS,1), forming estimates for the non-measured signals in said group of signals, forming a grid-side current difference term (ĩ0), a converter-side current difference term (ĩ1) and a capacitor voltage difference term ({tilde over (v)}C0) from the differences between the references and measured/estimated values of said signals, forming an injection term for damping the resonance of the LCL filter by using an active damping injection mechanism (ADI), in which the grid-side current difference term (ĩ0), the converter-side current difference term (ĩ1) and the capacitor voltage difference term ({tilde over (v)}C0) are used, forming an estimate of harmonic distortion term ({circumflex over (φ)}) using the grid-side current difference term (ĩ0), and controlling the output voltage (e) of the converter on the basis of the grid voltage, formed injection term and formed estimate of the harmonic distortion term ({circumflex over (φ)}) to produce a grid side (i0) current corresponding to the current reference.
Owner:MARICI HLDG THE NETHERLANDS BV

System and method for ESD protection

An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator. The VCOs in the PLLs are centered using a control circuit to center the tuning capacitance range. A differential crystal oscillator is advantageously used as a frequency reference. Differential signal transmission is advantageously used throughout the receiver. ESD protection is provided by a pad ring and ESD clamping structure that maintains signal integrity. Also provided are shunts at each pin to discharge ESD build up. The shunts utilize a gate boosting structure to provide sufficient small signal RF performance, and minimal parasitic loading.
Owner:AVAGO TECH WIRELESS IP SINGAPORE PTE

Magnetizing inrush current suppression device and method for transformer

To suppress the magnetizing inrush current occurring when supplying power of three phases of the transformer are performed simultaneously using three single-phase circuit breakers or a non-phase segregated operation-type circuit breaker, without providing a circuit breaker with a resistor or other equipment. A magnetizing inrush current suppression method for transformer suppresses a magnetizing inrush current occurring at the start of energizing of a three-phase transformer 300, when a three-phase power supply 100 is input to a terminal of each phase by means of a three-phase circuit breaker 200. In the method, by integrating phase voltages or line-to-line voltages on the primary side or the secondary side or the tertiary side when three-phase AC voltages are applied in a steady state to the transformer 300, steady-state magnetic flux 4, 5, 6 for each phase of the transformer is calculated, and the polarity and magnitude of the residual magnetic flux 7, 8, 9 of each phase of the transformer after the circuit breaker 200 shuts off the transformer are calculated, and the three-phase circuit breaker is caused to close simultaneously in a region 13 in which three phases overlap, each of the three phases having the polarity of the steady-state magnetic flux 4, 5, 6 equal to the polarity of the residual magnetic flux 7, 8, 9 for each phase of the transformer.
Owner:KK TOSHIBA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products