Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

88 results about "Sigaction" patented technology

In computing, sigaction is a function API defined by POSIX to give the programmer access to what should be a program's behavior when receiving specific OS signals.

Multithreading hard real-time control method based on Linux

ActiveCN103345422ATo achieve the purpose of real-time controlMeet the requirements of hard real-timeMultiprogramming arrangementsParallel computingInit
The invention discloses a multithreading hard real-time control method based on Linux. The multithreading hard real-time control method based on Linux comprises the following steps that step 1, an overall situation mutual exclusion lock is defined and initialized; step 2 a master control thread and a controlled thread are created; step 3, a mutual exclusion lock is applied in the master control thread and signal registration is conducted in the controlled thread; step 4, the master control thread is monitored in real time, whether the controlled thread needs to be suspended or not by the master control thread in real time is detected, if the answer is positive, a step 5 is conducted; if the answer is negative, whether the controlled thread needs to be recovered or not by the master control thread is detected, and if the answer is positive, a step 6 is conducted; if the answer is negative, the step 4 is conducted in a circulating mode; step 5, the master control thread conducts the operation of suspending the controlled thread and the step 4 is conducted; step 6, the controlled thread is recovered by the master control thread; step 7, a mutual exclusion lock is applied again by the master control thread and the step 4 is conducted. The high priority of signal transmission and the characters of the mutual exclusion locks are used, so that the purposes that the controlled thread is suspended in real time and recovered in real time are achieved, and the requirement for hard real time is satisfied.
Owner:XIAMEN YAXON NETWORKS CO LTD

FPGA-based prototype verification method and encoding device

The embodiment of the invention provides a FPGA-based prototype verification device and method, and relates to the technical field of prototype verification. The prototype verification device based on the FPGA comprises an RTL design module, a circuit simulator, a compiling tool and an FPGA module which are connected with one another, and the RTL design module is used for obtaining a plurality of key signals in an RTL design file, storing hierarchical paths of the key signals and generating a constraint list based on the hierarchical paths of the key signals at all levels; the RTL design module is further used for obtaining a plurality of redundant signals in the RTL design file according to the key signals at all levels; the circuit simulator is used for generating a configuration file of the compiling tool based on each level of key signals and the plurality of redundant signals; the compiling tool is further used for obtaining a test file for prototype verification according to the RTL design file, the constraint list and the configuration file; and the FPGA module is used for performing prototype verification by using the test file. According to the invention, the error checking period of prototype verification is shortened, and the debugging period of prototype verification is accelerated.
Owner:中天恒星(上海)科技有限公司

Design method of industrial automation design programming software system

The invention discloses a design method of an industrial automation design programming software system. The design method comprises the following steps: (1) mechanical design: establishing a library file similar to Solidworks or Altium designer software; (2) program design: according to the parameter definition of the library file, limiting the working principle and the activity range of various accessories, and providing a programming basis after software arranges all accessories used in the currently designed non-standard automatic equipment in a list manner; and (3) circuit design: softwareknows related control principles of accessories and related accessories selected by a user, software knows power supplies required by sensors and related sensors selected by the user, types of outputsignals and equipment operation processes designed by the user known by the software, and the software generates a circuit schematic diagram while generating a program. According to the invention, the functions of mechanical design, multifunctional calculation, software program generation, circuit generation, accessory purchasing lists, related manufacturer recommendation, expense settlement, taxcalculation and the like are integrated, convenience is brought to design, and the efficiency is effectively improved.
Owner:罗寄芳

Cross-clock-domain time sequence constraint file generation method and device and medium

The invention discloses a cross-clock-domain time sequence constraint file generation method and device and a medium, which are applied to a field programmable gate array (FPGA). The method comprises:determining a pre-written cross-clock-domain synchronous processing module and a cross-clock-domain time sequence constraint command; generating a script according to the clock domain crossing time sequence constraint command; and running the script, retrieving each module contained in the FPGA, determining a signal needing to be subjected to cross-clock domain processing according to the cross-clock domain synchronous processing module, and outputting a cross-clock time sequence constraint command corresponding to the signal to generate a time sequence constraint file. Aiming at a method formanually writing a cross-clock-domain time sequence signal time sequence constraint file in an existing FPGA design process, the method for highly automatically generating the cross-clock-domain timesequence constraint file is completed through a scripting language. The method is convenient to implement, simple in process, efficient and stable, the time for manually constraining the files according to the time sequence can be greatly shortened, and the FPGA research and development efficiency is improved.
Owner:JINAN INSPUR HIGH TECH TECH DEV CO LTD

Method and system for solving problem that FOTA cannot be re-refreshed after FOTA upgrade failure

The invention relates to a method and system for solving the problem that FOTA cannot be re-refreshed after FOTA upgrade failure. The method comprises the steps: partitioning a memory of an ECU (Electronic Control Unit) into a program running region and a program storage region; the DS server sends the ECU refreshing task file to a TSP platform, the TSP platform analyzes a refreshing task file package, and after analysis is completed, the refreshing task file package is sent to an automobile end T-BOX; the vehicle end T-BOX continues to analyze the refreshing task file package, and after analysis is completed, an ECU refreshing process is started; the ECU updates the downloaded software upgrade package to the program storage area, and in the updating process, if the problems of poor network signals, wrong refreshing task file package or wrong refreshing process occur, the refreshing task file in the program storage area cannot be transferred into the program running area for updating within the preset time, so that the situation that the refreshing task file in the program storage area cannot be transferred into the program running area for updating after the FOTA refreshing of the ECU fails can be effectively prevented. And under the condition that the ECU cannot be refreshed again in a short time, the ECU software can keep the current software version and recover the functions of the ECU software, so that the normal use of the vehicle is ensured.
Owner:FJ MOTOR GRP YUDO NEW ENERGY AUTOMOBILE CO LTD

Shortcut key implementation method, computing device and storage medium

The invention discloses a shortcut key implementation method, computing equipment and a storage medium. The shortcut key implementation method comprises the following steps: constructing a compatible module in the computing equipment; running an application program in the first operating system through the compatible module, wherein the application program is suitable for running in the second operating system; generating a second shortcut key file according to a target operation to be executed in the application program, and registering the second shortcut key file in the first operating system; in response to a received input signal of the input device, generating a second input instruction according to the second shortcut key file and the input signal; and sending the second input instruction to the application program so as to execute the second input instruction through the application program to complete the target operation. According to the method and the device, the second shortcut key file is registered in the operating system, so that when the application program is executed in the unmatched operating system, the shortcut key can still be normally used to complete the target operation, and the use experience of a user when the operating system is used to run the application program which is not completely matched is improved.
Owner:UNIONTECH SOFTWARE TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products