Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

148results about How to "Prevent display quality degradation" patented technology

Video display device and television receiving device

Provided is a video display device wherein a light emission luminance control is performed in accordance with a video signal corresponding to each of a plurality of divisional areas of a backlight. In the video display device: while power limiting control is being performed, the contrast can be improved and further the feeling of brightness for a high-luminance video can be increased; and even when an OSD image is displayed, display quality can be prevented from being degraded. A backlight control portion of the video display device defines a first luminance of LED for each divisional areas according to a first feature amount for a video indicated by a video signal after synthesizing of an OSD signal to be displayed in a display area corresponding to the divisional area, and controls the LED light emission by uniformly multiplying the first luminance by constant scale factor in a range where a total value of the LED drive current is equal to or less than a predetermined allowable current value. An OSD output portion (2) determines and outputs the OSD signal by use of gray scale data that is associated with a second feature amount of the video indicated by an input video signal to be displayed in a display area of the OSD image (or by an input video signal to be displayed in a display area corresponding to the divisional area including the display area of the OSD image).
Owner:SHARP KK

Method for manufacturing array substrate of liquid crystal display

A method for manufacturing an array substrate of liquid crystal display comprising the following steps: providing a substrate having gate lines, a gate insulating layer and an active layer pattern formed thereon in this order; depositing a first transparent conductive layer and a source/drain metal layer in this order on the substrate; forming a photoresist pattern layer on the source/drain metal layer through a triple-tone mask; performing a wet-etching process on the source/drain metal layer and the first transparent conductive layer exposed from the photoresist pattern layer; performing a first ashing process on the photoresist pattern layer and performing a dry-etching process on the source/drain metal layer, the first transparent conductive layer and the active layer pattern exposed by the first ashing process; performing a second ashing process on the photoresist pattern layer and performing a wet-etching process on the source/drain metal layer exposed by the second ashing process; and removing the remaining photoresist pattern layer. According to the invention, the over-etching on the TFT channel region can be reduced and the display quality of the liquid crystal display can be ensured.
Owner:BEIJING BOE OPTOELECTRONCIS TECH CO LTD +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products