Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2 results about "Phase mapping" patented technology

FTU, DTU embedded distributed fault diagnosis method and terminal

PendingCN122330768APhase mappingClosed loop feedback
This application discloses an embedded distributed fault diagnosis terminal in the field of power distribution automation fault diagnosis technology. It extracts the characteristics of current and voltage slope changes by constructing a set of disturbance segments with time-series index. After aligning the start time of multiple channel changes, it generates a linkage control group. Then, it establishes branch mapping numbers by combining phase mapping and issues control commands to generate a list of tripping channels. Finally, it generates diagnostic results by monitoring current changes and standby channel status through closed-loop feedback. This solves the problems of delayed fault location and frequent misjudgments caused by the lack of multi-channel signal linkage fine identification and closed-loop verification in existing FTU and DTU diagnosis. It realizes the time-series alignment and closed-loop verification of fault features and improves the accuracy and isolation efficiency of fault channel screening under complex distribution networks.
Owner:STATE GRID JIANGSU ELECTRIC POWER CO LTD NANTONG POWER SUPPLY BRANCH

Antibody sequence optimization data processing system

This invention relates to the field of electronic digital data processing technology and discloses a data processing system for antibody sequence optimization, comprising: a latency sensing module for acquiring network transmission latency data between computing nodes and a data aggregation center; a logical alignment module for setting virtual aggregation times and assigning logical weight positions; a phase mapping module for calculating the transmission phase offset of computing nodes; and a gating execution module for enabling the hardware-level clock gating function of the interface controller and writing antibody sequence fragment data packets into the logical data channel at the trigger time. This invention establishes a transmission phase compensation mechanism, enabling deterministic serial interleaving of multi-source data packets at the data aggregation center, eliminating communication latency between nodes, achieving synchronous alignment of computing resources with the data evolution state, and improving the overall throughput efficiency of industrial cloud platforms in processing high-dimensional interactive data streams.
Owner:SHANGHAI AIBIWEI BIOTECHNOLOGY CO LTD