Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

6results about "Measurment by measuring phase" patented technology

A wide-range 1PPS time difference measurement method, system, device and medium

ActiveCN121613701BMeasurment by measuring phaseSignal conditioningPhase control
This application provides a wide-range 1PPS time difference measurement method, system, device, and medium. The method includes: acquiring a first 1PPS signal and a second 1PPS signal; conditioning and synchronizing the two 1PPS signals respectively; inputting the processed two 1PPS signals into a multi-phase sampling module for multi-phase sampling to generate an M-phase base clock sequence for phase interpolation; a high-linearity multi-phase clock interpolator, based on a phase control word, performs multi-phase weighted mixing based on a target phase interpolation clock on the M-phase base clock sequence; triggering time measurements when the first 1PPS signal and the second 1PPS signal arrive respectively, forming a first timestamp for the first 1PPS signal and a second timestamp for the second 1PPS signal respectively; and generating a time difference measurement result for the two 1PPS signals based on the difference between the first timestamp and the second timestamp. This application achieves wide dynamic range and high-precision 1PPS time difference measurement.
Owner:SHANGHAI KUAN YU IND NETWORK EQUIP CO LTD

Method and system for suppressing non-pulse noise to accurately measure pulse arrival time

PendingCN121500708AMeasurment by measuring phasePreselected time interval producing apparatusPulsarObservation data
The invention discloses a method and system for suppressing non-pulse noise to accurately measure pulse arrival time, and the method comprises the steps: S1, generating pulsar simulation parameters which comprise a rotation period P, a flow density S1250 and a pulse arrival phase delay standard deviation sigma delta p; s2, constructing a pulsar standard contour Q (x), and generating based on a pulse contour type Ptype, a sub-pulse number and a sub-pulse contour shape; s3, simulating multi-epoch observation data, injecting noise, adding phase delay delta p, and generating an average contour q (x); s4, judging a pulse region: positioning a candidate pulse region through baseline identification, and screening a final pulse region according to a contour type; s5, calculating a phase difference delta x between the standard contour and the average contour by using a phase gradient method; and S6, comparing a difference value between the phase difference delta x and the analog phase delay delta p, and verifying whether higher timing accuracy is obtained by removing the noise in the non-pulse region or not. The pulsar timing precision is remarkably improved by reducing noise interference in a non-pulse area, and the pulsar timing method is suitable for a high-precision scientific target.
Owner:NAT ASTRONOMICAL OBSERVATORIES CHINESE ACAD OF SCI

Analog-to-digital converter and signal processing device

A pulse signal conversion unit (10) converts an input signal into a pulse signal having a pulse length corresponding to the magnitude of the input signal. A measurement unit (20) measures a first edge time difference between a pair of edges of the pulse signal. A division unit (28) divides the data using the first edge time difference by a second edge time difference in the cycle of a reference clock.
Owner:DENSO CORP

High-precision event timing measurement system and method based on event synchronous trigger sampling

PendingCN122110651AMeasurment by measuring phaseClock rateEvent trigger
The application discloses a high-precision event timing measurement system and method based on event synchronous trigger sampling, comprising an event pulse trigger synchronous clock generator, a standard time base signal generator, a system clock generator, a high-speed analog-digital conversion module, a fine timing module, a coarse timing module, a ambiguity discrimination module and an event time calculation module. According to the application, the size of the event trigger synchronous sampling clock frequency and the stability of the standard time base signal frequency can be flexibly adjusted according to the actual measurement precision requirement, so as to meet the high-precision measurement requirement of the event timing in different application scenarios.
Owner:UNIV OF SHANGHAI FOR SCI & TECH

Wide-range 1PPS time difference measurement method, system, equipment and medium

ActiveCN121613701AMeasurment by measuring phaseSignal conditioningPhase control
The invention provides a wide-range 1PPS time difference measurement method, system and device and a medium. The method comprises the steps that a first 1PPS signal and a second 1PPS signal are obtained, signal conditioning and synchronization are conducted on the two 1PPS signals respectively, the two processed 1PPS signals are input into a multi-phase sampling module for multi-phase sampling, and an M-phase basic clock sequence used for phase interpolation is generated; the high-linearity multi-phase clock interpolator executes multi-phase weighted mixing on the M-phase basic clock sequence based on a phase control word, interpolates a clock based on a target phase, triggers time measurement when a first 1PPS signal and a second 1PPS signal arrive, and forms a first timestamp of the first 1PPS signal and a second timestamp of the second 1PPS signal; and generating a time difference measurement result of the two 1PPS signals according to a difference value between the first timestamp and the second timestamp. According to the invention, wide-dynamic-range and high-precision 1PPS time difference measurement is realized.
Owner:SHANGHAI KUAN YU IND NETWORK EQUIP CO LTD

Clock phase noise measurement circuit and method

A measurement is made of jitter present in a jittery clock signal. A digital sinusoid generator circuit clocked by the jittery clock signal generates a pulse density modulation (PDM) signal corresponding to a sinusoid waveform. The PDM signal is converted by a sigma-delta modulator circuit to an oscillating frequency signal with an output of digital values digital values indicative of oscillating frequency signal phase. Responsive to the jittery clock signal, the digital values indicative of oscillating frequency signal phase are sampled. A digital differentiator circuit determines a digital difference between consecutive samples of the digital values indicative of oscillating frequency signal phase. The digital difference is processed by a digital signal processing circuit to generate a frequency spectrum and determine from signal-to-noise ratio a measurement of jitter in the jittery clock signal.
Owner:STMICROELECTRONICS INT NV