305 results about "Conversion gain" patented technology

The present invention discloses a high dynamic range imager circuit and a method for reading high dynamic range image with an adaptive conversion gain. The high dynamic range image circuit includes a variable capacitor. The capacitance of the variable capacitor is adjusted according to sensed light intensity or by internal feedback control, to adaptively adjust the conversion gain of the high dynamic range image circuit as it reads a signal which relates to a pixel image sensed by an image sensor device. In each cycle, the signal can be read twice or more with different dynamic ranges, to enhance the accuracy of the signal.

The invention discloses a shunting-type isothermal sulfur-tolerant conversion process. The process comprises the following steps: shunting raw coal gas from exterior into at least two parts; leading overheat stream in the first part of the raw coal gas to increase the temperature to 200-300 DEG C; and then entering a first-stage conversion reaction step to carry out a conversion reaction and generate first conversion gas; and conveying the other part of the raw coal gas to next-stage conversion reaction step to carry out a conversion reaction. The catalyst bed of a shift converter has the advantages of stable temperature, simple control, convenient operation and low output CO content. The invention has the advantages of short conversion flows, few equipment, reduced resistance, great byproduct stream amount, high overheat temperature, stream pressure and heat recovery rate, and the like, thereby achieving the aims of reducing conversion stages, equipment number and resistance fall, decreasing investment, having great byproduct stream amount and high overheat temperature, stream pressure and heat recovery rate, reducing conversion stream consumption and outward wastewater discharge, protecting the environment and easily maximizing the device equipment. The invention also discloses shunting-type isothermal sulfur-tolerant conversion equipment used by the process.

A solid-state imaging device includes: a pixel unit in which unit pixels outputting processing target signals are arranged in a horizontal direction and scanning lines are wired such that the processing target signals can be read out in order in a vertical direction within a repetition unit of an array of the unit pixels in the horizontal direction; an AD conversion unit including comparing units that compare a reference signal supplied from a reference-signal generating unit and the processing target signals, and counter units that perform count operation, the AD conversion unit performing AD conversion processing based on output data of the counter units; and a driving control unit that performs control to read out the processing target signals in order in the vertical direction and controls the reference-signal generating unit and the AD conversion unit such that AD conversion gains are individually adjusted in order to correct an output amplitude characteristic difference within the repetition unit during AD conversion processing.

An image sensor includes a photosensitive element, a reset circuit, an amplifier transistor, and a current source. The photosensitive element is coupled to generate an image charge in response to incident light and transfer the image charge to a circuit node. The reset circuit is coupled to selectively reset a voltage at the circuit node. The amplifier transistor includes a gate terminal responsive to the voltage at the circuit node. A current source is coupled between a high level power rail and a second terminal of the amplifier transistor.

The exemplary embodiments provide an imager with dual conversion gain charge storage and thus, improved dynamic range. A dual conversion gain element (e.g., Schottky diode) is coupled between a floating diffusion region and a respective capacitor. The dual conversion gain element switches in the capacitance of the capacitor, in response to charge stored at the floating diffusion region, to change the conversion gain of the floating diffusion region from a first conversion gain to a second conversion gain. In an additional aspect, the exemplary embodiments provide an ohmic contact between the gate of a source follower transistor and the floating diffusion region which assists in the readout of the dual conversion gain output signal of a pixel.

A charge detection system used in an image sensor consists of the vertical punch through transistor with the gate surrounding its source and connected to it. The charge detector has a large conversion gain, high dynamic range, low reset feed through, and low noise. It senses charge nondestructively, which avoids generation of kTC noise. Additional embodiments of the invention include a standard reset gate option, a resistive reset gate option, and a lateral punch through transistor reset option to minimize the reset feed through. The charge detection system can be used in all know CCD image sensor architectures as well as in most CMOS image sensor architectures.

A CCD imaging array and a charge measurement amplifier for use in such imaging arrays is disclosed. The array includes a plurality of pixels that accumulate charge when exposed to light, a readout amplifier having input and output ports. The readout amplifier has a variable gain that is set by a gain control signal. The readout amplifier also includes a reset path between the input and output ports, the path having an impedance controlled by a reset signal. A controller generates the gain control signal and the reset signal during a charge measurement cycle. Initially the gain is set to a first value after generating the reset signal. The gain is changed to a second value during the charge measurement cycle if the output signal exceeds a first threshold value. The readout amplifier can be constructed from an operational amplifier having a capacitive feedback loop.

The application relates to an in-pixel high dynamic range imaging system and imaging sensor pixels. Embodiments of the invention describe providing high dynamic range imaging (HDRI or simply HDR) to an imaging pixel by coupling a floating diffusion node of the imaging pixel to a plurality of metal-oxide semiconductor (MOS) capacitance regions. It is understood that a MOS capacitance region only turns on (i.e., changes the overall capacitance of the floating diffusion node) when the voltage at the floating diffusion node (or a voltage difference between a gate node and the floating diffusion node) is greater than its threshold voltage; before the MOS capacitance region is on it does not contribute to the overall capacitance or conversion gain of the floating diffusion node. Each of the MOS capacitance regions will have different threshold voltages, thereby turning on at different illumination conditions. This increases the dynamic range of the imaging pixel, thereby providing HDR for the host imaging system.

A method of operating an image sensor includes adjusting a capacitance coupled to a circuit node within a pixel cell. The circuit node is coupled to selectively receive an image charge acquired by a photo-sensor of the pixel cell. A conversion gain is selected from multiple conversion gains for the pixel cell by adjusting the capacitance. A voltage level from multiple voltage levels is selected for use as a reset signal when the reset signal is asserted. The reset signal controls resetting of the circuit node during operation of the pixel cell. The voltage level is selected dependent upon which of the multiple conversion gains is selected by adjusting the capacitance. The reset signal is asserted to reset a voltage at the circuit node.

A 3-terminal harmonic mixer which solves the conversion gain, port impedance and isolation problems associated with known harmonic mixers. In particular, the 3-terminal harmonic mixer in accordance with the present invention provides harmonically pumped anti-parallel diode mixing operation by utilizing the inherent characteristics of complementary transistors.

A method of reading out a pixel includes resetting a photodetector of the pixel. Light incident on the photodetector is then integrated for a single exposure of a single image capture. A floating diffusion node of the pixel is then reset. The floating pixel is set to low conversion gain and a low conversion gain reset signal is sampled from the floating diffusion node. The floating diffusion is set to high conversion gain and a high conversion gain reset signal is sampled from the floating diffusion node. Charge carriers are transferred from the photodetector to the floating diffusion node and a high conversion image signal is then sampled from the floating diffusion node. The floating diffusion is set to low conversion gain. Charge carriers are transferred again from the photodetector to the floating diffusion node and a low conversion image signal is sampled from the floating diffusion node.

The invention provides a high-dynamic range image sensing circuit with adaptive conversion gain and a high-dynamic range image reading method. The high-dynamic range image sensing circuit comprises a variable capacitor. The capacitance value of the variable capacitor is adjusted according to sensed lightness or internal feedback control so as to adaptively adjust the conversion gain when a signal representing a pixel image sensed by an image sensing element is read. When signals are read per period, the signals within different dynamic ranges can be respectively read for more than two times so as to enhance the accuracy of the signals.

An image sensor pixel has variable conversion gain to prevent overexposure of the pixel without reducing the exposure period. Under dim lighting conditions, the pixel operates with high conversion gain and is highly sensitive to light. When the incident light is bright, the pixel switches into a low conversion gain, low-sensitivity mode. The variable conversion gain is implemented by connecting a variable capacitive load in parallel with the photodiode of the image sensor pixel. When the incident light intensity exceeds a certain threshold, the variable capacitive load is increased to allow the photodiode to absorb more light. Likewise, the variable capacitive load is decreased when the incident light intensity is below a certain threshold.

An electric motor driving system has a permanent magnet type synchronous motor, an inverter for driving the motor, a generator for issuing a rotational frequency command to the motor and a controller including a conversion gain for generating a control signal to the inverter on the basis of the rotational frequency command, an integrator, a zero generator, a qc-axis voltage command arithmetic unit, a dq inverter, a dq coordinate converter, a high-pass filter, and an adder, wherein the system includes the high-pass filter for correcting the rotational frequency command to the motor on the basis of current detection values flowing through the motor, and a step-out detector for comparing the correction amount with a threshold value previously set for the coordinate amount to judge when the correction amount exceeds the threshold value at least one or more times that the motor is in the step-out state.

Example comparators as discussed herein may include a second stage coupled to provide an output in response to an intermediate voltage, a first stage coupled to provide the intermediate voltage in response to an input. The first stage including a pair of cascode devices coupled to a current mirror, a low gain input coupled to inputs of the first stage via first switches, and further selectively coupled to the pair of cascode devices via second switches, and a high gain input coupled to the first and second inputs of the first stage via the first switches, and further selectively coupled to the pair of cascode devices via fourth switches. Based on a low conversion gain mode, the low gain input may be coupled to the inputs by the first switches, and further coupled to the pair of cascode devices by the second switches in response to a control signal being in a first state, and based on a high conversion gain mode, the high gain input may be coupled to the first and second inputs by the first switches, and further coupled to the pair of cascode device by the fourth switch in response to the control signal being in a second state.

The invention relates to a fusion structure of an LNA and a frequency mixer. The fusion structure comprises a low noise transconductance amplifier stage, a switching frequency mixing stage and a resistance loading stage, wherein the low noise transconductance amplifier stage is divided into two parts, a first part adopts a cross coupling main-auxiliary noise offset technology, a main transconductance pipe adopts a cross coupling structure so as to double an equivalent transconductance value, an auxiliary transconductance pipe provides an appropriate transconductance value, and the noise of the main transconductance pipe is offset through the main-auxiliary structure; and a second part adopts a common-source-level structure, then gain is provided, direct current flowing through switching tubes is reduced, and flicker noise is reduced. The switching frequency mixing stage modulates radio-frequency current output from the low noise transconductance amplifier stage and outputs intermediate-frequency current, and source electrodes of two groups of switching tubes are connected through an inductor, so that the flicker noise is reduced, and the conversion gain is improved. The resistance loading stage adopts an RC (current limiting resistor) lowpass filtering network to convert the intermediate-frequency current into an intermediate-frequency voltage signal for outputting. The fusion structure of the LNA and the frequency mixer has the characteristics of low noise, high gain and low power consumption.

A contactless power supply system includes a first power transmission coil, a plug power reception coil, a plug power transmission coil, and a first power reception coil. The first power transmission coil and the plug power reception coil are configured to satisfy a relational equation of (L_2a/L₁)^1/2=G1/K1=N_2a/N₁, where L₁ represents a self-inductance of the first power transmission coil, L_2a represents a self-inductance of the plug power reception coil, N₁ represents a winding number of the first power transmission coil, N_2a represents a winding number of the plug power reception coil, K1 represents a coupling coefficient of the first power transmission coil and the plug power reception coil, and G1 represents a voltage conversion gain of the voltage applied to the plug power transmission coil relative to the voltage applied to the first power transmission coil.