Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

99 results about "Input output controller" patented technology

Input/output controller. Alternatively referred to as an input/output interface, IOC, or PIOC for Peripheral input/output controller. The input/output controller is a device that interfaces between an input or output device and the computer or hardware device. The input/output controller on a computer is commonly located on the motherboard.

System and methods for accelerated data storage and retrieval

Systems and methods for providing accelerated data storage and retrieval utilizing lossless and/or lossy data compression and decompression. A data storage accelerator includes one or a plurality of high speed data compression encoders that are configured to simultaneously or sequentially losslessly or lossy compress data at a rate equivalent to or faster than the transmission rate of an input data stream. The compressed data is subsequently stored in a target memory or other storage device whose input data storage bandwidth is lower than the original input data stream bandwidth. Similarly, a data retrieval accelerator includes one or a plurality of high speed data decompression decoders that are configured to simultaneously or sequentially losslessly or lossy decompress data at a rate equivalent to or faster than the input data stream from the target memory or storage device. The decompressed data is then output at rate data that is greater than the output rate from the target memory or data storage device. The data storage and retrieval accelerator method and system may employed: in a disk storage adapter to reduce the time required to store and retrieve data from computer to disk; in conjunction with random access memory to reduce the time required to store and retrieve data from random access memory; in a display controller to reduce the time required to send display data to the display controller or processor; and/or in an input/output controller to reduce the time required to store, retrieve, or transmit data.
Owner:FALLON JAMES J

Methods and apparatus for self-optimization of electrospray ionization devices

An automated electrospray ionization (ESI) device and related methods to optimize electrospray interface conditions for mass spectrometric analysis. The optimization process can be performed with calibration or optimization solutions that produce expected ESI parameters such as an ESI signal or an ion current. The ESI device may include an input/output (I/O) controller that is coupled to an electrospray assembly including an XYZ stage for positioning an electrospray emitter relative to a mass spectrometer orifice. The I/O controller may be connected to a power supply for applying an adjustable electrospray ionization voltage, and an adjustable flow regulator that alters the flow of solution by modifying applied voltage and/or pressure. A central processing unit instructs the I/O controller to control selectively the electrospray assembly based on the resultant signals from the mass spectrometer or the ion currents within the mass spectrometer in accordance with a predetermined optimization algorithm. The resulting ESI signal or ion currents are monitored and provide feedback to the I/O controller which can automatically instruct selected system components to make adjustments as needed to attain optimal settings that produce expected ESI signals or ion currents in the mass spectrometer for selected solutions.
Owner:NORVIEL VERN

System and methods for accelerated data storage and retrieval

Systems and methods for providing accelerated data storage and retrieval utilizing lossless and / or lossy data compression and decompression. A data storage accelerator includes one or a plurality of high speed data compression encoders that are configured to simultaneously or sequentially losslessly or lossy compress data at a rate equivalent to or faster than the transmission rate of an input data stream. The compressed data is subsequently stored in a target memory or other storage device whose input data storage bandwidth is lower than the original input data stream bandwidth. Similarly, a data retrieval accelerator includes one or a plurality of high speed data decompression decoders that are configured to simultaneously or sequentially losslessly or lossy decompress data at a rate equivalent to or faster than the input data stream from the target memory or storage device. The decompressed data is then output at rate data that is greater than the output rate from the target memory or data storage device. The data storage and retrieval accelerator method and system may employed: in a disk storage adapter to reduce the time required to store and retrieve data from computer to disk; in conjunction with random access memory to reduce the time required to store and retrieve data from random access memory; in a display controller to reduce the time required to send display data to the display controller or processor; and / or in an input / output controller to reduce the time required to store, retrieve, or transmit data.
Owner:REALTIME DATA

System and methods for accelerated data storage and retrieval

Systems and methods for providing accelerated data storage and retrieval utilizing lossless data compression and decompression. A data storage accelerator includes one or a plurality of high speed data compression encoders that are configured to simultaneously or sequentially losslessly compress data at a rate equivalent to or faster than the transmission rate of an input data stream. The compressed data is subsequently stored in a target memory or other storage device whose input data storage bandwidth is lower than the original input data stream bandwidth. Similarly, a data retrieval accelerator includes one or a plurality of high speed data decompression decoders that are configured to simultaneously or sequentially losslessly decompress data at a rate equivalent to or faster than the input data stream from the target memory or storage device. The decompressed data is then output at rate data that is greater than the output rate from the target memory or data storage device. The data storage and retrieval accelerator method and system may employed: in a disk storage adapter to reduce the time required to store and retrieve data from computer to disk; in conjunction with random access memory to reduce the time required to store and retrieve data from random access memory; in a display controller to reduce the time required to send display data to the display controller or processor; and/or in an input/output controller to reduce the time required to store, retrieve, or transmit data.
Owner:REALTIME DATA

Card type device serving as supplementary battery and host using the same

A card type device serving as a supplementary power supply device, and a host using the same. The card type device may include a battery provided in a frame to serve as a supplementary power supply to the host, a connector to connect to the host for an interfacing of power and data to and/or from the host, a battery charging/discharging circuit to charge the battery with an input power supplied via the connector, and to output the power of the battery via the connector. A power input/output controller provides the host with information of attributes of the battery during a connection to the host, with the power input/output controller to control the battery charging/discharging circuit so that the power of the battery is supplied to the host when a request for power supply is transmitted from the host. The power input/output controller controls the battery charging/discharging circuit so that the battery is charged with the input power when the battery is completely discharged. Further, the battery charging/discharging circuit is a smart battery circuit, and the smart battery circuit provides the host with information of attributes of the battery via an address pin of the connector. The information of the attributes of the battery, provided to the host, include at least one of a battery voltage, a battery remnant, battery charging times, a battery manufacturer, and a battery manufacturing period.
Owner:SAMSUNG ELECTRONICS CO LTD

Monitoring and service life managing system for belt conveyor

The invention discloses a monitoring and service life managing system for a belt conveyor. A master controller positioned on the machine head of the belt conveyor communicates with a plurality of input and output controllers which are positioned on a plurality of joints along the belt conveyor, the input and output controllers acquire fault signals of off-tracking, over-temperature, smoke, coal piling, tearing and slipping of the belt conveyor as well as temperature signals of a motor, a gearbox and a roller, an adhesive tape operation speed signal, a motor current signal, and vibration signals of the motor and the gearbox, and the master controller analyzes, computes and processes acquired information through a human-computer interface based on VB, so that comprehensive monitoring, in an operation process, of the belt conveyor as well as service life management on the motor, the gearbox, the roller and a carrier roller part is realized. According to the monitoring and service life managing system disclosed by the invention, the operation state of the belt conveyor is monitored in real time, corresponding control signals can be output according to monitored information, and management is carried out on service life of the motor, service life of the gearbox, service life of the roller and service life of the carrier roller, so that safety, stability and continuity of operation of the belt conveyor are improved.
Owner:TAIYUAN UNIV OF TECH

Main board power supply protection circuit

The invention relates to a power supply protection circuit for a main board used for protecting the main board of a power cord in an unconnected central processor unit. The power supply protection circuit for the main board comprises an input and output controller, an advanced configuration and a power interface controller. The power supply protection circuit for the main board also comprises a controlling signal generation circuit and an enabling signal generating circuit. The controlling signal generation circuit generates a controlling signal according to the power supply condition of the central processor unit and the signal is sent into the input and output controller. At the same time, the enabling signal generating circuit generates an enabling signal which causes the input and output controller to process the controlling signal normally. When the power cord of the central processor is wrongly connected, the controlling signal causes the input and output controller to send a shutdown signal to the advanced configuration and the power interface controller to stop power supply. The power supply protection circuit of the main board can carry out protection for the main board with an occurrence of abnormal power state on the central processor unit.
Owner:HONG FU JIN PRECISION IND (SHENZHEN) CO LTD +1

Fan failure warning circuit

The invention relates to a fan failure alarm circuit, which comprises a first integral circuit, a switching circuit, an input and output controller and an alarm, wherein, the first integral circuit receives rotating speed signals from a fan and outputs direct voltage signals on an output end of the first integral circuit; the switching circuit comprises a first transistor, a second transistor and a diode; a collector of the first transistor is respectively connected with a base of the second transistor and a first power source; a collector of the second transistor is also connected to the first power source; a base of the first transistor is connected to a cathode of the diode; an anode of the diode is connected to a second power source and taken as an input end of the switching circuit; the input end of the switching circuit is connected with the output end of the first integral circuit and receives the direct voltage signals which are outputted by the first integral circuit; the collector of the second transistor is taken as an output end of the switching circuit; when the fan runs normally, the output end of the switching circuit outputs a first signal; when the fan stops running, the output end of the switching circuit outputs a second signal and outputs an alarm signal through the input and output controller to drive the alarm to alarm.
Owner:HONG FU JIN PRECISION IND (SHENZHEN) CO LTD +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products