Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

73results about How to "Poor connection" patented technology

Distributed decision-making control system for underground comprehensively mechanized coal mining face and architecture thereof

ActiveCN108415278ACollaborative operation in real timeRun quicklyProgramme control in sequence/logic controllersData mining softwareDistributed decision
The invention discloses a distributed decision-making control system for an underground comprehensively mechanized coal mining face and architecture thereof so that problems that all devices are not associated of the underground comprehensively mechanized coal mining face of mine and the safe and high-efficiency coordinated operation can not be realized easily can be solved. The existing centralized control mode is changed; each coal mining face device is provided with a standard controller and a standard coding and decoding module that have the unified interfaces and formats. Devices from different manufacturers are connected and all devices make decisions for follow-up actions based on the own state and the states of adjacent devices as well as spatial location information; a distributedcontrol system running at a central main controller is responsible for analyzing, digging, and processing cooperation information between devices to realize coordinated operation of all system devices, so that the real-time performance, accuracy and coordination of the system control are improved effectively. Meanwhile, the distributed control system is provided with an application extension interface to provide a basic platform for developing the upper-layer data mining software and control software, so that the current coal mining face production control system can be changed fundamentally.
Owner:CCTEG COAL MINING RES INST

Semiconductor packaging method, semiconductor packaging structure and packaging body

The invention provides a semiconductor packaging method, a semiconductor packaging structure and a packaging body. The packaging method comprises the following steps: providing a substrate wafer provided with a first surface and a second surface, wherein the first surface and the second surface are opposite to each other, a plurality of grooves are formed in the first surface, a plurality of conductive columns are arranged at the bottoms of the grooves, and the conductive column penetrates through the bottom of the groove to the second surface; providing a plurality of semiconductor bare chip stacks; placing the semiconductor bare chip stacks in the groove, wherein the upper surface of the semiconductor bare chip stack is lower than or flush with the upper edge of the groove, and the bottom of the semiconductor bare chip stack is electrically connected with the conductive columns; and filling a gap between the side wall of the groove and the semiconductor bare chip stack with an insulating medium to form an insulating medium layer, and covering the upper surface of the semiconductor bare chip stack with the insulating medium layer to seal the semiconductor bare chip stack so as to form the semiconductor packaging structure. The semiconductor packaging structure has the advantages that the formed semiconductor packaging structure is low in packaging height, high in stability, high in reliability and low in warping degree.
Owner:CHANGXIN MEMORY TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products