8 results about "Deterministic testing" patented technology

The invention discloses an automatic network protocol fuzz testing system, particularly relates to the field of automatic network protocol testing, is used for solving the problems of protocol vulnerability detection and security verification, and improves the coverage rate and efficiency of protocol testing through an automatic network protocol fuzz testing system. The method comprises the following steps: firstly, capturing and recording complete communication data, generating an FSA of a protocol, mapping a protocol state and a conversion process by utilizing a proxy server, and performing message clustering and state association analysis and simplifying protocol behavior analysis by generating a GMS; secondly, dynamically analyzing the stability of the protocol state and the difference of the message sequence, intelligently selecting a deterministic or non-deterministic test function, and widely covering a protocol behavior scene; in the testing process, input, output and state information is recorded in real time, and the protocol state is automatically reset or returned when abnormity occurs, so that the continuity and traceability of the test are ensured. The potential vulnerabilities can be found comprehensively, the manual test workload is reduced, and the security and robustness of the protocol are ensured.

The disclosure relate to detecting differences indicative of non-determinism in software used to control autonomous vehicles. For instance, a simulation may be run using the software at least two times. The output of the simulations may be tracked. The output of the simulations includes messages may be generated by a decision making module of the software that affect vehicle behavior. A pair of messages generated from each of the at least two times the simulation is run may be compared. Based on the comparison, a difference indicative of non-determinism in the software may be detected.

Disclosed is a fail-closed conformance control layer for machine-assisted decision artifacts. The system generates replay-verifiable receipts that commit to a canonical artifact digest, evidence and snapshot identifiers, assumptions, toolchain identifiers, and a policy pack identifier and policy version digest. A deterministic validator evaluates a receipt under the versioned policy pack to output PASS, FAIL, or HOLD with reason codes from a reason-code registry, including time-stamped modeled-variability codes. Downstream side effects are gated in a control path and permitted only on PASS; otherwise they are withheld or routed to remediation or human review. The system may emit portable conformance packs and revalidate receipts over time to detect drift and manage a certification lifecycle. Conformance suites with deterministic test vectors and expected validator outputs may certify validator implementations by issuing signed conformance certificates and publishing a certificate or certificate digest to a verifiable certificate registry for independent verification and procurement acceptance testing.

Systems and methods for state clearing of internal memory and flip-flops of a system using built-in test and scan circuitry are provided. A method includes a security processor: (1) fetching memory built-in self-test (MBIST) data and providing the MBIST data to an internal field-test (IFT) controller such that the IFT controller can drive the MBIST data via an IJTAG network to respective MBIST controllers, and (2) fetching scan data and providing the scan data to the IFT controller such that the IFT controller can drive the scan data via a scan network to respective embedded deterministic test (EDT) controllers. The method further includes each of the respective MBIST controllers state clearing respective internal memories by writing pertinent MBIST data into the respective internal memories. The method further includes each of the respective EDT controllers state clearing respective flip-flops by writing pertinent scan data into the respective flip-flops.

A circuit comprises: scan chains comprising scan cells, the scan chains configured to shift in test patterns, apply the test patterns to the circuit, capture test responses of the circuit, and shift out the test responses; a decompressor configured to decompress compressed test patterns into the test patterns; and a test response compactor configured to compact the test responses, the test response compactor comprising: first X-masking circuitry configured to mask, based on first masking information, some of X bits in the test responses, the first masking information remaining the same while a test response for each of the test patterns is being shifted out, the first masking information being different for at least two of the test patterns; and second masking circuitry configured to mask, based on second masking information, rest of the X bits in the test responses.

This invention relates to the field of explosion-proof valve technology, specifically to a test circuit for energy storage explosion-proof valves. The energy storage explosion-proof valve test circuit provides a pure hardware logic automated testing scheme that uses only basic analog circuits and discrete components to achieve complex sequential control. It is specifically designed for one-click batch testing of the "push-reset" action performance of energy storage explosion-proof valves, pursuing ultimate determinism and reliability. The H-bridge motor drive main circuit, the first relay interlock circuit, the second relay interlock circuit, and the main control circuit are precisely coordinated through the mechanical / electrical actions of relays and self-locking push-button switches. This elevates the explosion-proof valve testing process from a simple "forward and reverse cycle" to a deterministic testing process with time-guaranteed operation, complete action, and safety interlocks. Furthermore, after one-click triggering, automatic power-off and reset are achieved without manual intervention, significantly reducing operational intensity and error rate, and improving the efficiency and safety of batch testing.

The invention provides a closed source model stable integration method and device based on voting weight learning, and belongs to the field of model integration and distribution external generalization. The method comprises the steps that prediction results of a plurality of closed source models of the same type on a preset training data sample and the weight of the training data sample are acquired, then a voting weight distributor is trained, the input of the voting weight distributor is a sample input feature, and the output of the voting weight distributor is the voting weight of each closed source model; and during actual prediction, performing weighted summation on the prediction result of the to-be-predicted sample by using the closed source model by using the voting weight output by the voting weight distributor so as to obtain a final prediction result of the to-be-predicted sample after integration. According to the method, under the condition that a plurality of closed source models are given, the prediction performance of the uncertainty test data samples can be improved by utilizing the unique advantages of all the models, and the good prediction performance of the uncertainty test data samples is kept.

Systems and methods for state clearing of internal memory and flip-flops of a system using built-in test and scan circuitry are provided. A method includes a security processor: (1) fetching memory built-in self-test (MBIST) data and providing the MBIST data to an internal field-test (IFT) controller such that the IFT controller can drive the MBIST data via an IJTAG network to respective MBIST controllers, and (2) fetching scan data and providing the scan data to the IFT controller such that the IFT controller can drive the scan data via a scan network to respective embedded deterministic test (EDT) controllers. The method further includes each of the respective MBIST controllers state clearing respective internal memories by writing pertinent MBIST data into the respective internal memories. The method further includes each of the respective EDT controllers state clearing respective flip-flops by writing pertinent scan data into the respective flip-flops.