Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

134results about How to "Avoid insulation breakdown" patented technology

Semiconductor device and method for producing same

A semiconductor device according to an embodiment of the present invention includes: a semiconductor layer 2 of a wide band gap semiconductor arranged on a principal surface of a substrate 1; a trench 5 arranged in the semiconductor layer and including a bottom surface, a plurality of main side surfaces, and a plurality of corner side surfaces each connecting together two adjacent main side surfaces; a gate insulating film 6 arranged on the bottom surface, the main side surfaces and the corner side surfaces of the trench 5; and a gate electrode 8 arranged in the trench, wherein the semiconductor layer includes a drift region 2d of a first conductivity type, and a body region 3 of a second conductivity type arranged on the drift region; the trench runs through the body region 3 and has the bottom surface inside the drift region; the corner side surfaces of the trench do not have a depressed portion; the gate insulating film 6 is thicker on the corner side surfaces of the trench than on the main side surfaces of the trench; and a portion of the gate insulating film 6 that is located on the corner side surfaces is a first insulating layer 6b, and a portion of the gate insulating film 6 that is located on the main side surfaces is a second insulating layer 6a.
Owner:PANASONIC CORP

Semiconductor device and method for producing same

A semiconductor device according to an embodiment of the present invention includes: a semiconductor layer 2 of a wide band gap semiconductor arranged on a principal surface of a substrate 1; a trench 5 arranged in the semiconductor layer and including a bottom surface, a plurality of main side surfaces, and a plurality of corner side surfaces each connecting together two adjacent main side surfaces; a gate insulating film 6 arranged on the bottom surface, the main side surfaces and the corner side surfaces of the trench 5; and a gate electrode 8 arranged in the trench, wherein the semiconductor layer includes a drift region 2d of a first conductivity type, and a body region 3 of a second conductivity type arranged on the drift region; the trench runs through the body region 3 and has the bottom surface inside the drift region; the corner side surfaces of the trench do not have a depressed portion; the gate insulating film 6 is thicker on the corner side surfaces of the trench than on the main side surfaces of the trench; and a portion of the gate insulating film 6 that is located on the corner side surfaces is a first insulating layer 6b, and a portion of the gate insulating film 6 that is located on the main side surfaces is a second insulating layer 6a.
Owner:PANASONIC CORP

Silicon Carbide Semiconductor Device and Manufacturing Method Thereof

ActiveUS20080224149A1Avoid insulation breakdownImprove insulation withstand-voltage and breakdown lifetimeSemiconductor/solid-state device detailsSolid-state devicesHigh concentrationSide lying
The present invention provides a silicon carbide semiconductor device comprising a semiconductor substrate comprising silicon carbide, which contains a first conductivity type impurity diffused therein in a high concentration, a semiconductor layer formed over the semiconductor substrate and containing the first conductivity type impurity diffused therein in a low concentration, a plurality of well regions formed on a front surface side of a cell forming area set to the semiconductor layer and in which a second conductivity type impurity corresponding to a type opposite to the first conductivity type impurity is diffused, source layers formed on the front surface side lying within the well regions and each containing the first conductivity type impurity diffused therein in a high concentration, an outer peripheral insulating film thick in thickness, which is formed over the semiconductor layer in an outer peripheral area that surrounds the cell forming area, a gate oxide film formed over the front surface of the semiconductor layer in the cell forming area, and a gate electrode layer formed so as to extend from above the gate oxide film to above the outer peripheral insulating film, wherein each of steplike portions adjacent to the outer peripheral insulating film and thicker than the gate oxide film in thickness is provided at an edge portion of the gate oxide film.
Owner:LAPIS SEMICON CO LTD

Electrostatic motor

Provided is an electrostatic motor, in which a disc-shaped stator (S) and a disc-shaped rotor (R) are opposed to each other in a vacuum container (11). In the stator (S), first electrodes (34A) and second electrodes (34B), which are attached to electrode supports (31, 32), respectively, and which are electrically insulated from each other by an insulator (33), are arranged alternately in the circumferential direction. In the rotor (R), first electrodes (44A) and second electrodes (44B), which are attached to electrode supports (41, 42), respectively, and which are electrically insulated from each other by an insulator (43), are arranged alternately in the circumferential direction. The first electrodes (34A) and the second electrodes (34B) on the side of the stator (S) are arranged at a spacing of two or more rows at a predetermined distance from the center of a rotating shaft (1). The first electrodes (44A) and the second electrodes (44B) on the side of the rotor (R) are arranged at a predetermined distance from the center of the rotating shaft (1) and at an intermediate position between the rows of the first electrodes (34A) and the second electrodes (34B) on the side of the stator (S). As a result, the electrostatic motor can establish a high electric field in the vacuum so that it can rotationally drive with a sufficient driving force.
Owner:SHINSEI CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products