Patents
Literature
2 results about "Memory refresh" patented technology
Efficacy Topic
Property
Owner
Technical Advancement
Application Domain
Technology Topic
Technology Field Word
Patent Country/Region
Patent Type
Patent Status
Application Year
Inventor
Memory refresh is the process of periodically reading information from an area of computer memory and immediately rewriting the read information to the same area without modification, for the purpose of preserving the information. Memory refresh is a background maintenance process required during the operation of semiconductor dynamic random-access memory (DRAM), the most widely used type of computer memory, and in fact is the defining characteristic of this class of memory.
Dynamic memory refresh interval to reduce bandwidth penalty
A dynamic memory system having multiple memory regions respectively storing multiple types of data. A controller coupled to the dynamic memory system via a communication channel and operatively to: monitor usage of a communication bandwidth of the communication channel; determine to reduce memory bandwidth penalty caused by refreshing the dynamic memory system; and in response, reduce a refresh rate of at least one of the memory regions based on a type of data stored in the respective memory region.
Owner:MICRON TECHNOLOGY INC
Memory refresh method and device, electronic equipment and storage medium
PendingCN122135754AMemory adressing/allocation/relocationDigital storageComputer hardwarePhysical address
This application provides a memory refresh method, apparatus, electronic device, and storage medium, relating to the field of computer technology. The method includes: determining a first set of memory pages based on modification operations on memory pages of non-volatile memory, the first set of memory pages including at least one address range of memory pages; determining a second set of memory pages from the first set of memory pages based on a write-back triggering mechanism, the second set of memory pages including a target address range to be refreshed, the write-back triggering mechanism including a trigger period, a trigger condition, or a computer system power failure event; determining the content to be refreshed from a cache based on the target address range, and refreshing the content to be refreshed from the cache to the corresponding physical address segment of the non-volatile memory. This application can ensure that the latest version of the content is stored in the non-volatile memory even in the event of a power failure.
Owner:PHYTIUM TECH CO LTD