Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

40results about How to "Achieve flexibility and convenience" patented technology

Management method for wireless service of single-chip dual-card CDMA terminal and CDMA terminal

The invention discloses a management method for the wireless service of a single-chip dual-card CDMA terminal and a CDMA terminal, wherein the method comprises the following steps of: during a period from receiving a paging message corresponding to the current called subscriber card to establishing a service channel by the single-chip dual-card CDMA terminal, determining to process the service of the current called subscriber car or a service of a non-current called subscriber card according to wireless service priority of the terminal when the single-chip dual-card CDMA terminal receives a wireless service message corresponding to the non-current called subscriber card on the paging channel of the paging message. In the management method for the single-chip dual-card CDMA terminal wireless service and the CDMA terminal, by setting the wireless service priority of the terminal and using the single-mode dual-card and dual-standby called service priority management implemented by the prior protocol rules, rational scheduling of the single-chip dual-card CDMA terminal to a dual subscriber card service is ensured, regular operation of the called functions of the terminal in steady and efficient state is guaranteed, and performance of the terminal is improved.
Owner:ZTE CORP

Vehicle-used hybrid energy storage control system based on dSPACE and motor test bench

The invention discloses a vehicle-used hybrid energy storage control system based on dSPACE and a motor test bench. The vehicle-used hybrid energy storage control system comprises a dSPACE-based energy management controller, the vehicle-used motor test bench, a power battery pack, a power battery management module, a supercapacitor bank, a supercapacitor management module, and a bidirectional DC / DC direct current transformer, wherein the dSPACE-based energy management controller is connected with the power battery management module, the supercapacitor management module, the bidirectional DC / DCdirect current transformer and a tested motor controller on the vehicle-used motor test bench; and one end of the bidirectional DC / DC direct current transformer is connected with the supercapacitor bank, and the other end is connected with the power battery pack and a DC power supply terminal of a tested motor. The vehicle-used hybrid energy storage control system can implement various energy management control strategies simply and flexibly, and is convenient for testing energy utilization efficiency and energy distribution among various energy storage devices by means of the energy management controller under various typical operating conditions.
Owner:HONG KONG PRODUCTIVITY COUNCIL

Network management implementation method based on simple network management protocol

InactiveCN102984006ASave public network IP address resourcesSimple and clear functionData switching networksIp addressMedia access control
The invention discloses a network management implementation method based on a simple network management protocol (SNMP). The method comprises the following steps: an NMS (Network Management System) is connected with equipment A, to which a public network IP (Internet Protocol) address is allocated, and operational commands carrying an equipment MAC (Media Access Control) address are sent through the NMS; the equipment A receives standard SNMP (Simple Network Management Protocol) message sent by the NMS and analyzes and compares the MAC address in the message with an MAC address of the equipment A; if the MAC addresses are not the same, the equipment A searches a forwarding table of the equipment according to the analyzed MAC address, packages the complete SNMP message to a specific protocol message when finding out a forwarding table item, and then forwards the message to specified equipment operated according to the forwarding table item; when the equipment operated receives the protocol message, standard SNMP message is analyzed and processed, so as to obtain response message; the response message is packaged into a specific protocol and fed back to the equipment A; and response message is analyzed through the equipment A and sent to the NMS. By adopting the method, the network management efficiency can be improved, and limited public network IP address resources can be saved.
Owner:WUHAN FIBERHOME NETWORKS

Method and device for resisting energy analysis attacks in block encryption operation

The invention discloses a method and device for resisting energy analysis attacks in block encryption operation. The method comprises the following steps: generating a pseudo encryption operation, andencrypting the pseudo encryption operation by adopting a pseudo key; combining a real encryption operation with the pseudo encryption operation to form a basic encryption operation unit; generating apseudo encryption operation unit, wherein the pseudo encryption operation unit only includes the pseudo encryption operation; and combining the basic encryption operation unit with the pseudo encryption operation unit to perform the encryption operation. Compared with the prior art, according to the block encryption operation disclosed by the invention, the pseudo encryption operation is randomlyinserted between every round of operations to ensure that sensitive information is covered by noises, and based on the basic operation unit after inserting the pseudo operation between each round ofoperations, the operation unit is called circularly and input data are random numbers, so that the noises can be further increased, and side channel energy analysis attacks can be effectively resisted.
Owner:BEIJING SMARTCHIP MICROELECTRONICS TECH COMPANY +3

Algorithm hardware realizing method for improving network safety

The invention relates to an algorithm hardware realizing method for improving network safety. The method comprises the following steps: dividing plaintext codes into 4 coded words by taking a word as a unit and dividing key codes into 4 key words by taking a word as a unit; after performing operation on the first key word to the third key word and a constant, performing exclusive-or operation on the zeroth key word to generate a first turn of key with one word length, forwards moving the position of from the first key word to the third key word to the position of from the zeroth key word and the second key word, and moving the first turn of key to the position of the third key word; after performing operation on the first turn of key and the first coded word to the third coded word, performing exclusive-or operation on the zeroth key word to generate a first turn of ciphertext word, forwards moving the position of from the first coded word to the third coded word to the position of from the zeroth coded word to the second coded word, and moving the first turn of ciphertext word to the position of the third coded word. By the method, the area for realizing algorithm hardware is compact, and the circuit area for realizing the algorithm hardware is greatly reduced on the premise of guaranteeing the algorithm realizing efficiency.
Owner:苏州国芯科技股份有限公司

Implementation method of area-compact arithmetic hardware for wireless local area network

The invention relates to an implementation method of area-compact arithmetic hardware for a wireless local area network. The method comprises the following steps of: dividing a plaintext code into four coded words by taking words as units, and dividing a secret key code into four secret key words by taking words as units; operating the secret key words from a first bit to a third bit and a constant; performing WXOR operation on the secret key word of a zeroth bit to generate a first round secret key with one word length; shifting the secret key words from the first bit to the third bit to thepositions of the secret key words from the zeroth bit to the second bit forwards; shifting the first round secret key to the position of the secret key word of the third bit; operating the first round secret key and the coded words from the first bit to the third bit, and performing the WXOR operation on the coded word of the zeroth bit to generate a first round ciphertext word with one word length; shifting the coded words from the first bit to the third bit to the positions of the coded words from the zeroth bit to the second bit forwards; and shifting the first round ciphertext word to theposition of the coded word of the third bit. The method of the arithmetic hardware is implemented with a compact area and greatly reduces circuit areas for realizing the arithmetic hardware on the premise of ensuring algorithm implementation efficiency.
Owner:苏州国芯科技股份有限公司

Implementation method of area-compact arithmetic hardware for wireless local area network

The invention relates to an implementation method of area-compact arithmetic hardware for a wireless local area network. The method comprises the following steps of: dividing a plaintext code into four coded words by taking words as units, and dividing a secret key code into four secret key words by taking words as units; operating the secret key words from a first bit to a third bit and a constant; performing WXOR operation on the secret key word of a zeroth bit to generate a first round secret key with one word length; shifting the secret key words from the first bit to the third bit to the positions of the secret key words from the zeroth bit to the second bit forwards; shifting the first round secret key to the position of the secret key word of the third bit; operating the first round secret key and the coded words from the first bit to the third bit, and performing the WXOR operation on the coded word of the zeroth bit to generate a first round ciphertext word with one word length; shifting the coded words from the first bit to the third bit to the positions of the coded words from the zeroth bit to the second bit forwards; and shifting the first round ciphertext word to the position of the coded word of the third bit. The method of the arithmetic hardware is implemented with a compact area and greatly reduces circuit areas for realizing the arithmetic hardware on the premise of ensuring algorithm implementation efficiency.
Owner:苏州国芯科技股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products