Patents
Literature
Hiro is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Hiro

107 results about "Delay analysis" patented technology

Delay Analysis. Forensic delay analysis is the process of carefully sifting through project records in order to measure critical delays and also to identify the causes of, and liability for, those delays.

Universal satellite ground overall control test system

The invention relates to a universal satellite ground overall control test system, which consists of a front-end photoelectric conversion module, a measurement and control front-end equipment module, a central processing unit module, a display terminal module and a console module, wherein the front-end photoelectric conversion module is an external hardware interface of the ground overall controltest system and a tested system, and is internally connected with the measurement and control front-end equipment module; the measurement and control front-end equipment module finishes data interaction with the front-end photoelectric conversion module, and a rear end communicates with the central processing unit module and the console module; the central processing unit module receives downlinktelemetry data from the measurement and control front-end equipment module, finishes classifying and storing the data, forwards the data to the display terminal module, and simultaneously, is required to finish storing the uplink remote control information of the console module; the display terminal module receives the telemetry data from the central processing unit module, and finishes work in areal-time analysis way and a delay analysis way; and the console module transmits an uplink remote control instruction to the measurement and control front-end equipment module, and forwards uplink instruction information to the central processing unit module for filing.
Owner:BEIHANG UNIV

An urban road network generalized road right calculating method considering comprehensive traffic management measures

The invention discloses an urban road network generalized road right calculating method considering comprehensive traffic management measures. The method comprises road section time impedance calculation with traffic management measures being taken into consideration and intersection delay calculation under a traffic control strategy, and specifically comprises road section basic traffic capacity analysis, influence correction of the traffic management measures on road section traffic capacity, road section time impedance analysis and correction of the traffic management measures on road section time impedance; and intersection entrance road lane group division based on turning relation, lane group motor basic traffic capacity analysis, influence correction of the traffic management measures on lane group traffic capacity and intersection delay analysis for traffic assignment. The method can reflect independent road rights of different types of vehicles in an urban road network, can enable simulation and prediction results to be more accurate, quantifies difference of different traffic management strategy combination schemes and provides powerful support for planning of current urban traffic management and control and formulation of traffic policies.
Owner:SOUTHEAST UNIV

Signal control optimization method of bus transit lane at single-point intersection

InactiveCN110009918AConditions take precedenceImprove signal control schemeControlling traffic signalsArrangements for variable traffic instructionsBus laneGreen-light
The invention discloses a signal control optimization method of a bus transit lane at a single-point intersection. The signal control optimization method disclosed by the invention comprises the following steps: calculating an average vehicle delay at an intersection based on the Webster intersection delay analysis method; respectively solving a bus delay and a social vehicle delay, performing weighted averaging, and establishing an intersection comprehensive delay model after a bus weight is given; establishing a single-point intersection signal control model based on the minimum comprehensive delay; and designing a scheme of guiding the vehicles to accelerate / decelerate to arrive at the intersection at proper moments in combination with an optimized signal period time length and an optimized green light time length. According to the signal control optimization method disclosed by the invention, the minimum average vehicle delay is taken as the optimization target of the signal control, and based on the driving characteristics of bus fleets, the bus fleets can pass through the intersection, thereby realizing the priority of the buses and improving the traffic efficiency of the buses at the intersection.
Owner:WUHAN UNIV OF TECH

A VoLTE call delay analysis method and device

The embodiment of the invention provides a VoLTE call delay analysis method and device. The method comprises the following steps: acquiring an interface data set related to a VoLTE calling process ina preset time period, wherein each interface data at least comprises a user identifier and a timestamp; according to the user identifier and the timestamp, each piece of interface data belonging to auser group calling bill, and sorting according to the sequence of the timestamps; dividing the user group call ticket into a preset number of segmented tickets according to the sequence generated by the related interface data in the VoLTE call process; According to the timestamps of the interface data in the segmented call tickets, obtaining the segmented call tickets; obtaining the time delay ofeach segmented call ticket, According to the embodiment of the invention, the user group call ticket corresponding to the VoLTE call process is formed by the collected interface data; and extracting akey segmented call ticket to calculate the segmented time delay so as to establish a VoLTE call multi-interface association analysis system and a multi-interface association analysis tool, thereby meeting the maintenance requirements of rapid positioning and problem solving.
Owner:CHINA MOBILE GROUP DESIGN INST +1
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products