169results about "Computing operations for addition/subtraction" patented technology

D/A converter of this invention including n+1 capacitors in total consisting of one terminating capacitor (C0) and n binary-weighted capacitors (C1-4) that are subjected to binary weighting ratio of 1:2:4: . . . :2⁽ⁿ⁻¹⁾, and, an inverting amplifier (INV1), further comprising: a feedback switching means (SWR5) provided between the input and output of the inverting amplifier (INV1); a switching means for terminating operation (SWR0) supplies one of two main reference voltages (VB,VT) to the terminating capacitor (C0), and then, makes connection of the terminating capacitor (C0) to the output of the inverting amplifier (INV1); a plurality of switching means for input operation (SWD1-4,SWR1-4) makes selection of one of the two main reference voltages (VB,VT) to be provided for the n binary-weighted capacitors (C1-4) depending on digital data (D1-4), and then, makes connection of the second terminal side of the n binary-weighted capacitors (C1-4) to the output of the inverting amplifier (INV1).

An adjustable chaotic signal generator using pulse modulation for UWB communications, and a chaotic signal generating method thereof are provided. The chaotic signal generator for UWB communications includes a plurality of pulse generators which generates pulses of different frequencies; at least one combiner which combines the pulses generated at the pulse generators; and a plurality of local oscillators which receives signals from the combiner, respectively, and generates a chaotic signal by increasing the received signals to different frequency bands. Accordingly, a plurality of users can conduct the radio communications in a specific wireless communication range at the same time by generating the chaotic signal that can be split to the multiple channels. Also, the chaotic signal generator is structured using devices integratable on an integrated circuit.

A time difference adder included in a system-on-chip (SOC) includes a first register unit and a second register unit. The first register unit is configured to receive first and second input signals having a first time difference, and generate a first output signal in response to a first signal. The second register unit is configured to receive third and fourth input signals having a second time difference, and generate a second output signal having a third time difference with respect to the first output signal in response to the first signal. The third time difference corresponds to a sum of the first time difference and the second time difference.

A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each receiver includes a timing recovery system for tracking a phase and a frequency of the serial data signal associated with the receiver. The timing recovery system includes a phase interpolator responsive to phase control signals and a set of reference signals having different predetermined phases. The phase interpolator derives a sampling signal, having an interpolated phase, to sample the serial data signal. The timing recovery system in each receiver independently phase-aligns and frequency synchronizes the sampling signal to the serial data signal associated with the receiver. A receiver can include multiple paths for sampling a received, serial data signal in accordance with multiple time-staggered sampling signals, each having an interpolated phase.

An assembly involves an integrated circuit die that is bonded, e.g., flip-chip bonded, to a non-semiconductor substrate by a plurality of low-resistance microbumps. In one novel aspect, at least a part of a novel high-frequency transformer is disposed in the non-semiconductor substrate where the non-semiconductor substrate is the substrate of a ball grid array (BGA) integrated circuit package. At least one of the low-resistance microbumps connects the part of the transformer in the substrate to a circuit in the integrated circuit die. At two gigahertz, the novel transformer has a coupling coefficient k of at least at least 0.4 and also has a transformer quality factor Q of at least ten. The novel transformer structure sees use in coupling differential outputs of a mixer to a single-ended input of a driver amplifier in a transmit chain of an RF transceiver within a cellular telephone.

The present invention relates to a mixer circuit and method of frequency transformation, wherein an input signal is switched in accordance with a first local oscillator signal and in accordance with at least one second local oscillator signal having a smaller duty cycle than said first local oscillator signal, or having a respective predetermined phase shift with respect to said first local oscillator signal. Output signals obtained by the switching in accordance with the first and at least one second local oscillator signals are summed and the polarity of one of said first local oscillator signal and said at least one second local oscillator signal is switched in response to a control input, to thereby switch between a harmonic-rejection mode and a sub-harmonic mixing mode.

A voltage source droop compensated clock modulation for microprocessors is described. Specifically, the circuit reduces the clock frequency if a voltage source droop is detected.

Provided is an information processing apparatus which includes a first module including a signal addition unit that generates an addition signal by adding a data signal to a clock, a signal subtraction unit that generates a subtraction signal by subtracting the data signal from the clock, a first signal transmission unit that transmits the addition signal through a first transmission line, and a second signal transmission unit that transmits the subtraction signal through a second transmission line, and a second module including a data component extraction unit that extracts a component of the data signal by subtracting the subtraction signal received through the second transmission line from the addition signal received through the first transmission line, and a clock component extraction unit that extracts a component of the clock by adding the subtraction signal received through the second transmission line to the addition signal received through the first transmission line.

Provided is an adder in which all of circuits can be constituted by CMOS transistors, a process is simplified, and a chip size can be reduced as compared with a conventional art. The adder according to the present invention includes: a first VI converter and a second VI converter that allow a current corresponding to an input voltage to flow therein; and a current addition resistor having one end commonly connected to output terminals of the first VI converter and the second VI converter and another end grounded, which is adjustable in a resistance value. Each of the first VI converter and the second VI converter includes: a prestage VI converter that generates a reference current; a poststage VI converter that generates a current corresponding to the input voltage; a first current mirror circuit whose first terminal on a reference side is connected with the prestage VI converter and whose first output terminal in which a current corresponding to the first terminal flows is connected with the poststage VI converter; and a second current mirror circuit whose second terminal on the reference side is connected to the first output terminal, and which can adjust a current ratio from a second output terminal in correspondence with the current that flows in the second terminal. A voltage at the one end of the current addition resistor is output as an addition voltage.

A technique with which a change in power frequency can be suppressed. A power system stabilizer issues a control command to a first storage battery among a plurality of first power generators and the first storage battery that are connected to an isolated island system via a first tie-line. The power system stabilizer includes a parameter determination unit and a control block unit. The parameter determination unit obtains, on the basis of operation information, a rate-of-change limit value that indicates a limit to be imposed on a total value of changes in the overall output of first power generators in operation. The control block unit generates a command value to be given to the first storage battery on the basis of an interconnection point power flow value measured on the first tie-line and the rate-of-change limit value obtained by the parameter determination unit.

Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each subsequent stage of phase mixers, the signals generated by the phase mixers have a smaller phase difference, thereby providing finer delay adjustments. Multiple stages of phase mixers can be provided in digital delay-locked loop circuitry to provide additional hierarchical delay adjustment.

An electronic device comprising a passive harmonic-rejection mixer. The passive harmonic rejection mixer has an input connected to several sub-mixer stages, and the sub-mixer stages are connected to a summing module for generating the output. Each sub-mixing stage comprises a gating module and a respective amplifier, the gating module adapted to selectively pass the input signal or the input signal with inverted polarity under the control of control signals.

An AC-coupled differential drive circuit for an optical modulator is utilized, where a common “node” is defined between top (or bottom) plates of the modulator arms themselves (the “arms” of a modulator taking the form of MOS capacitors). A low pass filter is disposed between the differential driver output and the modulator's common node to provide the desired AC coupling by filtering out the DC bias voltage of the driver circuit itself without the need for a separate, external AC coupling capacitor. An independent, adjustable DC potential can then be applied to the common node, and will appear in a balanced manner across each arm of the modulator to provide the desired DC bias for the modulator independent of the DC bias of the driver circuit.

A signal reception apparatus in the spread spectrum communication system requires only a small amount of circuitry and consumes a small amount of electric power. A quadrature detector decomposes received signals into in-phase components and quadrature components, and supplies them to a complex-type matched filter. The complex-type matched filter de-spreads the in-phase components and the quadrature components and sends them to a multi-path selector. The multi-path selector selects, from among the received de-spread signals, multiple paths having high levels of signal electric powers and sends the received signals of the selected paths to multiple phase correction blocks. Analog operation circuits calculate phase errors of the received signals of two successive pilot symbol blocks for each path. An analog operation circuit corrects the phases of the received signals of the information symbol block that has been received between the two successive pilot symbol blocks. A rake combiner synchronously combines the phase-corrected de-spread received signals of each path.

The invention discloses a multiplication and accumulation circuit based on radix-4 coding and differential weight storage. The circuit comprises an input data coding circuit, a differential weight storage circuit, an integral calculation circuit and a differential ADC circuit; the output end of the input data coding circuit is connected with the differential ADC circuit after sequentially passingthrough the differential weight storage circuit and the integral calculation circuit, and the differential ADC circuit outputs a multiplication and accumulation result; original input data is coded bythe input data coding circuit and then multiplied by a weight value stored in the differential weight storage circuit. The positive value and the negative value of each multiplication result are respectively accumulated through the integral calculation circuit, and then the difference of the positive value and the negative value is subjected to analog-to-digital conversion through the differenceADC circuit, so that the final multiplication and accumulation result is obtained. The multiplication and accumulation circuit has the advantages of being small in area, high in calculation speed, lowin power consumption and the like, can be used for neural form chips, and particularly can achieve large-scale parallel calculation in edge calculation equipment with high energy consumption requirements.

A polar modulator for generating a polar-modulated signal based on amplitude information and phase information includes a phase-locked loop which is implemented to enable a setting of a frequency depending on a control value to obtain a phase-locked loop output signal. The polar modulator further includes a modulation means which is implemented to combine an amplitude modulation signal derived from the amplitude information with the phase-locked loop output signal to generate the polar-modulated signal. The polar modulator further includes a control value generator which is implemented to high-pass filter an amplitude signal derived from the amplitude information, to obtain a high-pass filtered amplitude signal, wherein the control value generator is implemented to combine the high-pass filtered amplitude signal with a phase signal based on the phase information to generate the control value signal representing the control value.

PCT No. PCT/GB95/00741 Sec. 371 Date Nov. 12, 1996 Sec. 102(e) Date Nov. 12, 1996 PCT Filed Mar. 31, 1995 PCT Pub. No. WO95/30963 PCT Pub. Date Nov. 16, 1995An electronic circuit for Euclidean distance determination includes two floating gate transistors (M1, M2) connected in parallel. Voltages representing a reference point and its complement are applied to input lines (22, 24) and corresponding charges become stored on the transistors' floating gates (F1, F2). Voltages representing a data point and its complement are input to control gates (G1, G2). The transistors (M1, M2) produce a combined output current which is a quadratic or exponential function of the distance between the data and reference points according to whether the transistors are above or below threshold. The circuit (10 ) includes a diode-connected load device (M3) for deriving the square root of the output current, which is proportional to Euclidean distance when the transistors are operated above threshold. Refresh means (M44, M45) may be provided for resetting reference points. An array of circuits of the invention is employed for determination of distances between vector quantities.

A harmonic rejection mixer unit is provided which comprises an input (RF), at least one harmonic rejection unit (HRU) with at least two transistor units (T3a, T3b; T4a, T4b) for multiplying an input signal from the input (RF) with a multiplication signal (ELO). The harmonic rejection mixer unit furthermore comprises a transistor control signal generating unit (GGU) for generating transistor control signals (GS1-GS4) for the at least two transistor units (T3a, T3b; T4a, T4b) of the at least one harmonic rejection unit (HRU) by deriving the transistor control signals (GS1-GS4) from a local oscillator signal (LO). The transistor control signals (GS3, GS4) for the at least two transistor units (T3a, T3b; T4a, T4b) are generated with a duty cycle of <50% and are generated such that the shape of the multiplication signal ELO) is achieved by a constructive summation of the output signals from the transistor units (T3a, T3b; T4a, T4b). The transistor control signals (GS1-GS4) are generated such that only a summation of output signals from the transistor units with the same sign or with zero is performed.