Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2results about How to "Optimize transmission delay" patented technology

Cross-data center RDMA network congestion control method and device based on in-band telemetering

The invention discloses a cross-data center RDMA network congestion control method and device based on in-band telemetering, and belongs to the technical field of network transmission control. The method comprises the following steps: sending a first cross-data center flow to an upstream DCI switch at an initial rate; according to a Switch-INT message returned by an upstream DCI switch, a first fair rate is calculated, a second cross-data center flow is sent to the upstream DCI switch at the first fair rate, an ACK message of a downstream data center responding to the first cross-data center flow is obtained, and the ACK message comprises a suggested rate; and generating a final rate in combination with the first fair rate and the suggested rate, and sending a third cross-data center flow to an upstream DCI switch at the final rate. According to the method, the network sensing capability of the cross-data center flow can be improved, the fairness of the flow in the data center and the cross-data center flow is improved, and the transmission delay of the datagram is optimized.
Owner:COMP NETWORK INFORMATION CENT CHINESE ACADEMY OF SCI

Edge calculation box circuit structure

The utility model provides an edge computing box circuit structure, which comprises a double-sided PCB (printed circuit board) substrate, a communication control area is arranged on a front partition, and a power storage area is arranged on a back partition; according to the front layout, an SIM card seat and a 4G communication module are arranged at the upper left corner; the distance between the central processor and the edge of the 4G communication module is 10 + / -2mm; four relays are arranged on the right side in parallel, and a drive circuit of each relay is directly connected with a GPIO pin of the processor; a digital input interface, an analog input interface, an RS485 interface and an output interface are integrated at the upper end of the controller; the power interface is adjacent to the DC-DC conversion chip; an LED indicating lamp, a debugging interface, a serial port, a USB interface and an Ethernet interface are integrated at the lower end; according to the utility model, calculation and processing can be carried out at the edge side of data generation, the cloud pressure is effectively reduced, the real-time performance and reliability of the system are improved, the interface expansion capability is improved, and the signal interference is reduced.
Owner:INST OF SOIL & FERTILIZER FUJIAN ACADEMY OF AGRI SCI