Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

3results about How to "Guaranteed concurrency" patented technology

A data cleaning and repair method

The present invention relates to a data cleaning and repairing method, the method comprising: setting up an access module to clean and repair data for data errors generated in the collection and data transmission of the distribution network terminal equipment itself; setting up a conversion module to clean and repair data for data errors generated by information equipment in the distribution network information system; setting up a rule base cleaning module for data interaction and data processing between multiple business information systems of the distribution network; setting up an offline module to clean and repair data for the cleaning of historical data that has been stored in the warehouse, and performing a logical investigation on the overall historical data. The present invention can efficiently distinguish data errors and bad data, prevent data leakage and misjudgment, ensure repair efficiency, and meet the data requirements of upper-level business applications.
Owner:CHINA ELECTRIC POWER RESEARCH INSTITUTE CO LTD +2

Interrupt scheduling method, electronic device, and storage medium

The application relates to the field of operating systems, in particular to an interrupt scheduling method, an electronic device and a storage medium. The method comprises the following steps: acquiring a first delay threshold value, the first delay threshold value being a maximum value of scheduling delay caused by interrupt processing configured for a first processor core; acquiring a scheduling delay value of the first processor core, the scheduling delay value being used for indicating the current interrupt load of the first processor core; and in the case that the scheduling delay value is greater than the first delay threshold value, migrating and binding part of the current interrupt requests of the first processor core to a second processor core. According to the embodiment of the application, the first delay threshold value is configured for the first processor core, so that in the case that the scheduling delay value of the first processor core is greater than the first delay threshold value, part of the current interrupt requests of the first processor core are migrated and bound to the second processor core, and the reasonable interrupt processing throughput can be ensured on the basis of guaranteeing the scheduling delay.
Owner:HUAWEI TECH CO LTD

Method and computing device for memory cache system

The present invention provides a method and computing device for a memory cache system, wherein the memory cache system is used to store key-value objects, and the method comprises: creating a cache instance according to a specified cache capacity and an estimated number of objects, wherein the cache instance comprises a small queue and a main queue, wherein the small queue is used to store objects that are recent or have an access frequency lower than an access threshold, and the main queue is used to store objects whose access frequency is equal to and / or greater than the access threshold; writing the objects to be cached to the cache instance, and always performing a write operation to the small queue; wherein, when the cache capacity is insufficient, the cache key-value objects are preferentially eliminated from the small queue. According to the technical solution of the present invention, a high cache hit rate can be guaranteed, cache pollution can be reduced, memory security and concurrency can be guaranteed, and the development and maintenance of the cache system can be simplified.
Owner:SHENZHEN CORERAIN TECH CO LTD